V58C2128164SBLE5 datasheet, PDF

Datasheet> All Categories > storage> storage> V58C2128164SBLE5

V58C2128164SBLE5: DescriptionDDR DRAM, 8MX16, 0.65ns, CMOS, PDSO66, 0.400 X 0.875 INCH, ROHS COMPLIANT, PLASTIC, MS-024FC, TSOP2-66; Categorystorage storage; File Size916KB，61 Pages; ManufacturerProMOS Technologies Inc; Environmental Compliance

Download Datasheet Parametric View All

V58C2128164SBLE5 Overview

DDR DRAM, 8MX16, 0.65ns, CMOS, PDSO66, 0.400 X 0.875 INCH, ROHS COMPLIANT, PLASTIC, MS-024FC, TSOP2-66

V58C2128164SBLE5 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	ProMOS Technologies Inc
Parts packaging code	TSSOP2
package instruction	TSOP2, TSSOP66,.46
Contacts	66
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	0.65 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	200 MHz
I/O type	COMMON
interleaved burst length	2,4,8
JESD-30 code	R-PDSO-G66
length	22.22 mm
memory density	134217728 bit
Memory IC Type	DDR DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	66
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	8MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSSOP66,.46
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.6 V
Certification status	Not Qualified
refresh cycle	4096
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	2,4,8
Maximum standby current	0.02 A
Maximum slew rate	0.355 mA
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.5 V
Nominal supply voltage (Vsup)	2.6 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10.16 mm

Preview

Download Datasheet

View All

V58C2128(804/404/164)SB

HIGH PERFORMANCE 128 Mbit DDR SDRAM

4 BANKS X 4Mbit X 8 (804)

4 BANKS X 2Mbit X 16 (164)

4 BANKS X 8Mbit X 4 (404)

DDR400

Clock Cycle Time (t

CK2

)

Clock Cycle Time (t

CK2.5

)

Clock Cycle Time (t

CK3

)

System Frequency (f

CK max

)

7.5 ns

6ns

5ns

200 MHz

DDR333

7.5 ns

6 ns

166 MHz

Features

■

High speed data transfer rates with system frequency

up to 200 MHz

■

Data Mask for Write Control

■

Four Banks controlled by BA0 & BA1

■

Programmable CAS Latency: 2, 2.5, 3

■

Programmable Wrap Sequence: Sequential

or Interleave

■

Programmable Burst Length:

2, 4, 8 for Sequential Type

2, 4, 8 for Interleave Type

■

Automatic and Controlled Precharge Command

■

Power Down Mode

■

Auto Refresh and Self Refresh

■

Refresh Interval: 4096 cycles/64 ms

■

Available in 66-pin 400 mil TSOP or 60 Ball FBGA

■

SSTL-2 Compatible I/Os

■

Double Data Rate (DDR)

■

Bidirectional Data Strobe (DQS) for input and output

data, active on both edges

■

On-Chip DLL aligns DQ and DQs transitions with CK

transitions

■

Differential clock inputs CK and CK

■

Power Supply 2.5V ± 0.2V

■

Power Supply 2.6V ± 0.1V for DDR400

■

tRAS lockout supported

■

Concurrent auto precharge option is supported

*Note:

(-5) Supports PC3200 module with 3-3-3 timing

(-6) Supports PC2700 module with 2.5-3-3 timing

Description

The V58C2128(804/404/164)SB is a four bank DDR

DRAM organized as 4 banks x 4Mbit x 8 (804), 4 banks x

2Mbit x 16 (164), or 4 banks x 8Mbit x 4 (404). The

V58C2128(804/404/164)SB achieves high speed data

transfer rates by employing a chip architecture that

prefetches multiple bits and then synchronizes the output

data to a system clock.

All of the control, address, circuits are synchronized

with the positive edge of an externally supplied clock. I/O

transactions are occurring on both edges of DQS.

Operating the four memory banks in an interleaved

fashion allows random access operation to occur at a

higher rate than is possible with standard DRAMs. A se-

quential and gapless data rate is possible depending on

burst length, CAS latency and speed grade of the device.

Device Usage Chart

Operating

Temperature

Range

0°C to 70°C

Package Outline

JEDEC 66 TSOP II

60 FBGA

•

CK Cycle Time (ns)

-5

•

Power

Std.

•

-6

•

Temperature

Mark

Blank

V58C2128(804/404/164)SB Rev.2.1 March 2006

Recommended Resources

Manual temperature control circuit 5

Lantern control circuit

Circuit diagram of cleverly using radio as telephone monitor

Simple electronic insect repellent circuit

Crystal oscillator composed of comparator

4.194304MHz reference clock circuit

Just take a look and you will find some good stuff to learn about capacitors!: Just looking around, I found a good resource for learning about capacitors! A few days ago, someone in this forum was discussing the decoupling capacitor problem. In fact, the problem of capacitors in...; qwqwqw2088 Analogue and Mixed Signal

About WINCE. Heap memory release problem: I am doing database development recently. Every time I add data, the memory will increase. I have to close the application to release it completely. When I keep adding data, the heap memory will conti...; daijun20803 Embedded System

How to read the data in the receive buffer of MSP430F5529 asynchronous communication?: What program do I need to write to read it in the serial port debugging assistant?...; M--同学 Microcontroller MCU

TMS320F28035 Getting Started Tutorial: Please look at page 98 of the datasheet: TMX Experimental device that is not necessarily representative of the final device's electrical specifications TMP Final silicon die that conforms to the devic...; 灞波儿奔 Microcontroller MCU

LM3S8962 controls hardware operation through web pages: Program code.1. Install the software in F:\LM3S8962 Evaluation hit\Tools\StellarisWare\SW-EK-LM3S8962-4423.exe on the CD. Use the default installation path. Then you can find the program code you are ...; jiao430 Microcontroller MCU

Leaving behind a heavy longing: Life is a train heading to the grave . There will be many stops along the way. No one can accompany you all the way . You will see people coming and going, getting on and off . If you are lucky, someo...; wangdj1107 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components