UPD4481161 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > UPD4481161

Preview

UPD4481161: Description8M-BIT ZEROSB SRAM FLOW THROUGH OPERATION; File Size291KB，28 Pages; ManufacturerNEC ( Renesas ); Websitehttps://www2.renesas.cn/zh-cn/

Download Datasheet View All

UPD4481161 Overview

8M-BIT ZEROSB SRAM FLOW THROUGH OPERATION

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4481161, 4481181, 4481321, 4481361

8M-BIT ZEROSB

SRAM

FLOW THROUGH OPERATION

Description

The

PD4481161 is a 524,288-word by 16-bit, the

PD4481181 is a 524,288-word by 18-bit, the

PD4481321 is a

262,144-word by 32-bit and the

PD4481361 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with

advanced CMOS technology using full CMOS six-transistor memory cell.

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are optimized to eliminate dead cycles for read to

write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit

burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the

single clock input (CLK).

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are suitable for applications which require

synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State

(“Sleep”). In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes

normal operation.

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are packaged in 100-pin PLASTIC LQFP with a

1.4 mm package thickness for high density and low capacitive loading.

Features

•

Low voltage core supply : V

= 3.3 ± 0.165 V (-A65, -A75, -A85, -A65Y, -A75Y, -A85Y)

= 2.5 ± 0.125 V (-C75, -C85, -C75Y, -C85Y)

•

Synchronous operation

•

Operating temperature : T

= 0 to 70

°C

(-A65, -A75, -A85, -C75, -C85)

−40

+85 °C

(-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)

•

100 percent bus utilization

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs and outputs for flow through operation

•

All registers triggered off positive clock edge

•

3.3V or 2.5V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4 (

PD4481321 and

PD4481361)

/BW1 and /BW2 (

PD4481161 and

PD4481181)

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M15561EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2001

Recommended Resources

Regeneration receiving circuit diagram

Double tuned IF amplifier circuit for radio

STK457 power amplifier circuit diagram

μPC1321V audio IC circuit diagram

A fixed three-terminal voltage regulator forms a continuously adjustable simple positive and negative flow stabilized power supply circuit.

555 belt conveyor comprehensive protector circuit

1: 1...; forgetful Embedded System

Smart wax therapy machine based on STM32 and Gizwits: Smart wax therapy machine based on STM32 and GizwitsAbstract: With the recognition of the effect of physical therapy in the treatment of chronic diseases, traditional paraffin therapy has been widely ...; 毛球大大 RF/Wirelessly

Is there a future in smart card operating system development? Will it be difficult to switch jobs and do other things, such as ARM development?: As the title says, I am about to start working and feel confused about my future. I need advice from experienced people....; tanglongzhu ARM Technology

Two LM3S9B96 SPI communication problem: [p=18, null, left][color=#000]I can use SSI0 as the master to send data and SSI1 as the slave to receive data on one board. But when I split the program and downloaded the master and slave programs to...; fendou Microcontroller MCU

Segmented paging mechanism: Is segmentation and paging mechanism not needed in embedded systems? Please explain the segmentation and paging mechanism to me, thank you:)...; taodan Embedded System

My touchpad finally arrived: Reverse:There is also a little thing...; ddllxxrr Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components