EEWORLDEEWORLDEEWORLD

Part Number

Search

SD-14551FS-835K

Description
Synchro or Resolver to Digital Converter, Hybrid, CDMA34, CERAMIC, FP-34
CategoryAnalog mixed-signal IC    converter   
File Size115KB,12 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

SD-14551FS-835K Overview

Synchro or Resolver to Digital Converter, Hybrid, CDMA34, CERAMIC, FP-34

SD-14551FS-835K Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerData Device Corporation
Parts packaging codeDFP
package instruction,
Contacts34
Reach Compliance Codecompliant
Other featuresBUILT-IN-TEST; PROGRAMMABLE RESOLUTION
Maximum analog input voltage11.8 V
Maximum angular accuracy1 arc min
Converter typeSYNCHRO OR RESOLVER TO DIGITAL CONVERTER
JESD-30 codeR-CDMA-F34
JESD-609 codee0
Number of digits16
Number of functions1
Number of terminals34
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Filter levelMIL-PRF-38534
Signal/output frequency5000 Hz
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyHYBRID
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum tracking rate2.5 rps
SD-14550 Series
Make sure the next
Card you purchase
has...
TM
Programmable Synchro/Resolver-
to-Digital Converters
FEATURES
Synthesized Reference Option
1 Minute Accuracy Available
(“S” Option only)
Single +5 V Power Supply
10-, 12-, 14-, or 16-Bit Programmable
Resolution
Small 34-Pin Ceramic Package
BIT Output
Velocity Output Eliminates
Tachometer
High Reliability Single Chip
Monolithic
DESCRIPTION
The SD-14550 Series are small complete low cost hybrid synchro- or
resolver-to-digital converters based on a single-chip monolithic. The
SD-14550X “S” option offers synthesized reference circuitry to correct
for phase shifts between the reference and signal voltage. The com-
pletely self-contained unit offers programmable resolution and +5
VDC operation. The package is a 34-pin, 1.0 x 0.78 x 0.21 inch
ceramic package.
Resolution programming allows selection of 10-, 12-, 14-, or 16-bit
modes. This feature allows selection of either low resolution for fast
tracking or higher resolution for higher accuracy.
The velocity output (VEL) from the SD-14550, which can be used to
replace a tachometer, is a ±4 V signal referenced to analog ground
with a linearity of 1% of output voltage.
This converter series also offers a Built-In-Test output (BIT). The SD-
14550 converters are available with operating temperature ranges of
0°C to +70°C, -40°C to +85°C and -55°C to +125°C. These convert-
ers are also available with MIL-PRF-38534 processing.
-55°C to +125°C Operating
Temperature Range
MIL-PRF-38534 Processing Available
APPLICATIONS
With its low cost, small size, high accuracy, and versatile perfor-
mance, the SD-14550 Series converters are ideal for use in modern
high-performance military, commercial and space position control
systems. Typical applications include radar antenna positioning, nav-
igation and fire control systems, motor control, and robotics.
FOR MORE INFORMATION CONTACT:
Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com
Technical Support:
1-800-DDC-5757 ext. 7382
©
1991, 1999 Data Device Corporation
Smart door lock
Is anyone willing to start a smart door lock business? Why?...
qazwsx801kh Industrial Control Electronics
Windows SDIO bus driver log
Hello everyone. I am developing an SDIO device and want to implement it as an SDIO device instead of SD memory. When I plug it into a PC running Windows XP, Windows recognizes it as a disk. When I try...
chenzh Embedded System
CMMB player program under wince
If anyone has such a program, please contact me. Email:gcgaoxj@yahoo.com [[i] This post was last edited by dreaming123 on 2011-3-16 21:42 [/i]]...
dreaming123 Embedded System
Four common ideas and techniques for FPGA design
This article discusses four commonly used FPGA/CPLD design ideas and techniques: ping-pong operation, serial-to-parallel conversion, pipeline operation, and data interface synchronization. They are al...
rain FPGA/CPLD
How should users install magnetic flap level gauges?
1. When choosing the installation location of the magnetic flap level gauge, you should pay attention to avoid choosing an outlet or inlet far away from the material, so as to prevent the material flu...
cfybhd Sensor
Why is it that when I measure p1.0, it is only 0.5v, but LED1 is on, and only p1.1~3 are high level? ? ?
#include "io430.h"#include "intrinsics.h" int main( void ){WDTCTL = WDTPW + WDTHOLD; //Disable watchdog countP1DIR = 0xff;P1OUT = 0xf0;while(1){__delay_cycles(50000);P1OUT = 0x0f;} }...
莫华健 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2048  2778  714  1946  732  42  56  15  40  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号