EEWORLDEEWORLDEEWORLD

Part Number

Search

QL3025-1PFN144C

Description
Field Programmable Gate Array, 672 CLBs, 25000 Gates, 225MHz, 672-Cell, CMOS, PQFP144, 20 X 20 MM, 1.40 MM HIEGHT, LEAD FREE, TQFP-144
CategoryProgrammable logic devices    Programmable logic   
File Size886KB,49 Pages
ManufacturerQuickLogic Corporation
Websitehttps://www.quicklogic.com
Environmental Compliance  
Download Datasheet Parametric View All

QL3025-1PFN144C Overview

Field Programmable Gate Array, 672 CLBs, 25000 Gates, 225MHz, 672-Cell, CMOS, PQFP144, 20 X 20 MM, 1.40 MM HIEGHT, LEAD FREE, TQFP-144

QL3025-1PFN144C Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerQuickLogic Corporation
Parts packaging codeQFP
package instructionLFQFP, QFP144,.87SQ,20
Contacts144
Reach Compliance Codecompliant
Other featuresCAN ALSO BE OPERATED AT 5.0V
maximum clock frequency225 MHz
Combined latency of CLB-Max4.8 ns
JESD-30 codeS-PQFP-G144
JESD-609 codee3
length20 mm
Humidity sensitivity level3
Configurable number of logic blocks672
Equivalent number of gates25000
Number of entries204
Number of logical units672
Output times196
Number of terminals144
Maximum operating temperature70 °C
Minimum operating temperature
organize672 CLBS, 25000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP144,.87SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
power supply3.3,3.3/5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width20 mm
pASIC 3 FPGA Family Data Sheet
••••••
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High
Performance and High Density
Device Highlights
High Performance & High Density
• Up to 60,000 usable PLD gates with up to
316 I/Os
• 300 MHz 16-bit counters, 400 MHz datapaths
• 0.35 µm four-layer metal non-volatile CMOS
process for smallest die sizes
Up to Eight Low-Skew Distributed
Networks
• Two array clock/control networks are available to
the logic cell flip-flop; clock, set, and reset inputs
— each can be driven by an input-only pin
• Up to six global clock/control networks are
available to the logic cell; F1, clock, set, and reset
inputs and the data input, I/O register clock,
reset, and enable inputs as well as the output
enable control — each can be driven by an input-
only pin, I/O pin, any logic cell output, or I/O cell
feedback
Easy to Use/Fast Development
Cycles
• 100% routable with 100% utilization and
complete pin-out stability
• Variable-grain logic cells provide high
performance and 100% utilization
• Comprehensive design tools include high quality
Verilog/VHDL synthesis
High Performance
• Input + logic cell + output total delays under 6 ns
• Data path speeds over 400 MHz
• Counter speeds over 300 MHz
Figure 1:
Up to 1,584
pASIC 3 Logic Cells
Advanced I/O Capabilities
• Interfaces with 3.3 V and 5.0 V devices
• PCI compliant with 3.3 V and 5.0 V buses
for -1/-2/-3/-4 speed grades
• Full JTAG boundary scan
• I/O cells with individually controlled registered
input path and output enables
Up to 316 I/O Pins
• Up to 308 bidirectional input/output pins,
PCI-compliant for 5.0 V and 3.3 V buses for
-1/-2/-3/-4 speed grades
• Up to eight high-drive input/distributed network
pins
© 2005 QuickLogic Corporation
www.quicklogic.com
1
Amazon Echo, the smartest speaker in the world, disassembled
[font=微软雅黑][size=3]My colleague translated an interesting speaker disassembly. Let's take a look at what chips are used in this powerful speaker:loveliness:[/size][/font] [font=微软雅黑][size=3] [/size][/...
eric_wang Mobile and portable
Ask for advice on chip selection for digital reversing radar sensor
I recently came across a digital reversing radar. In the probe part, the microcontroller is directly connected to the coil to drive the probe to emit ultrasonic waves, and then the feedback waveform i...
assypn Automotive Electronics
Headhunting position——Barcode handheld terminal development engineer
Barcode Handheld Terminal Development Engineers 1. 2 persons, college degree or above; 2. Familiar with manufacturing logistics business and barcode/RFID technology, and experience in warehouse and pr...
tianquan Embedded System
MFC requires WINVER to be #defined to 0x0400 or greater
When the project was created, it was wm5.0. Later, another simulator was selected. When compiling, "MFC requires WINVER to be #defined to 0x0400 or greater" appeared. How should I solve it?...
250200729 Embedded System
【TI's First Low Power Design Competition】Sacq's Wolverine (2): Reinstalling IAR
(1) Do I really need to upgrade the IDE? When I opened the box of the Wolverine development board, the first thing I saw was a yellow project label - a reminder to update to the latest version of the ...
sacq Microcontroller MCU
Application of ADSL broadband access technology in Korean communications1
I. Overview The main reason why Korea Telecom launched ADSL business was due to fierce market competition. Since telecommunication business was completely liberalized, in addition to Korea Telecom, ma...
songbo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1702  2484  2256  2293  1769  35  51  46  47  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号