V54C3128804VCLK8 datasheet, PDF

Datasheet> All Categories > storage> storage> V54C3128804VCLK8

V54C3128804VCLK8: DescriptionSynchronous DRAM, 16MX8, CMOS, PBGA54, GREEN, MO-207, FBGA-54; Categorystorage storage; File Size691KB，56 Pages; ManufacturerProMOS Technologies Inc

Download Datasheet Parametric View All

V54C3128804VCLK8 Overview

Synchronous DRAM, 16MX8, CMOS, PBGA54, GREEN, MO-207, FBGA-54

V54C3128804VCLK8 Parametric

Parameter Name	Attribute value
Maker	ProMOS Technologies Inc
Parts packaging code	DSBGA
package instruction	TFBGA,
Contacts	54
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Other features	AUTO/SELF REFRESH
JESD-30 code	S-PBGA-B54
length	8 mm
memory density	134217728 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	54
word count	16777216 words
character code	16000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16MX8
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Package shape	SQUARE
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Certification status	Not Qualified
Maximum seat height	1.2 mm
self refresh	YES
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
width	8 mm

Preview

Download Datasheet

View All

V54C3128(16/80/40)4VC

128Mbit SDRAM

3.3 VOLT, TSOP II / BGA PACKAGE

8M X 16, 16M X 8, 32M X 4

System Frequency (f

)

Clock Cycle Time (t

CK3

)

Clock Access Time (t

AC3

) CAS Latency = 3

Clock Access Time (t

AC2

) CAS Latency = 2

200 MHz

5 ns

4.5 ns

166 MHz

6 ns

5.4 ns

7PC

143 MHz

7 ns

5.4 ns

143 MHz

7 ns

5.4 ns

6 ns

100 MHz

10 ns

6 ns

Features

■

4 banks x 2Mbit x 16 organization

4 banks x 4Mbit x 8 organization

4 banks x 8Mbit x 4 organization

High speed data transfer rates up to 200 MHz

Full Synchronous Dynamic RAM, with all signals

referenced to clock rising edge

Single Pulsed RAS Interface

Data Mask for Read/Write Control

Four Banks controlled by BA0 & BA1

Programmable CAS Latency: 2, 3

Programmable Wrap Sequence: Sequential or

Interleave

Programmable Burst Length:

1, 2, 4, 8, and full page for Sequential Type

1, 2, 4, 8 for Interleave Type

Multiple Burst Read with Single Write Operation

Automatic and Controlled Precharge Command

Random Column Address every CLK (1-N Rule)

Power Down Mode

Auto Refresh and Self Refresh

Refresh Interval: 4096 cycles/64 ms

Available in 54 Pin TSOP II, 54 Ball BGA, 60 Ball

BGA

LVTTL Interface

Single +3.3 V

±0.3

V Power Supply

Description

The V54C3128(16/80/40)4VC is a four bank Syn-

chronous DRAM organized as 4 banks x 2Mbit x 16,

4 banks x 4Mbit x 8, or 4 banks x 8Mbit x 4. The

V54C3128(16/80/40)4VC achieves high speed data

transfer rates up to 200 MHz by employing a chip

architecture that prefetches multiple bits and then

synchronizes the output data to a system clock

All of the control, address, data input and output

circuits are synchronized with the positive edge of

an externally supplied clock.

Operating the four memory banks in an inter-

leaved fashion allows random access operation to

occur at higher rate than is possible with standard

DRAMs. A sequential and gapless data rate of up to

200 MHz is possible depending on burst length,

CAS latency and speed grade of the device.

■

Device Usage Chart

Operating

Temperature

Range

0°C to 70°C

-40°C to 85°C

-40°C to 105°C

-40°C to 125°C

Package Outline

J/K/I

•

Access Time (ns)

•

Power

•

7PC

•

Std.

•

Temperature

Mark

Blank

V54C3128(16/80/40)4VC Rev. 1.3 November 2008

Recommended Resources

Adder circuit for simulating sixteen-trace oscilloscope

614-A2 (1kVA) AC voltage regulator circuit

Battery over-discharge control indication circuit diagram

Typical application circuit diagram of LM396

Full-bridge driver UBA2030T and its applications

Frequency adjustable multivibrator

"Simple DSP" series of learning activities - the third issue: "Simple DSP" series of learning activities - the third issue of GPIO The 2812 I/O ports are set to function sharing, so when using IO, you must set it according to your needs. [/size][/font][size=12pt...; superwangyang Microcontroller MCU

A problem encountered by LM3S+FATFS+U disk+FLASH: The function to be realized in the project is to copy data between the U disk (device 1/0) under FATFS and the external serial FLASH (device 0/1)The current situation is that when operating a device a...; LxiaoseI Microcontroller MCU

Design of intelligent window control system based on single chip microcomputer: [p=30, null, left][b] I. Introduction[/b] With the continuous development of electronic technology, many household electrical appliances such as color TVs, refrigerators, air conditioners, etc. have b...; fish001 Microcontroller MCU

Please advise, pointer function problem...: #define bHiByte(arg) (*(BYTE *)&arg) //High 8 bits #define bLoByte(arg) (*((BYTE *)&arg + 1)) //Low 8 bits These two functions are used to get the high 8 bits and the low 8 bits. I don't understand ho...; flyingsnows Embedded System

Xinjiang cuisine: Nang, tastes pretty good. But don't buy those near the train station, they are all scamming people from other places.Hand-pulled rice Roasted lamb leg Yogurt Drinks, made with hawthorn, raisins, dried...; ltbytyn Talking

DSP system design - clock and power supply related issues: Q: What aspects should be paid special attention to in the power supply design and clock design of DSP? Is it better to use active or passive external crystal oscillator?A: The clock generally uses cr...; 火辣西米秀 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components