EEWORLDEEWORLDEEWORLD

Part Number

Search

GSX-1A/3C4E350.0MHZ

Description
Parallel - 3Rd Overtone Quartz Crystal, 50MHz Nom,
CategoryPassive components    Crystal/resonator   
File Size148KB,1 Pages
ManufacturerGolledge Electronics
Websitehttp://www.golledge.com/
Environmental Compliance  
Download Datasheet Parametric View All

GSX-1A/3C4E350.0MHZ Overview

Parallel - 3Rd Overtone Quartz Crystal, 50MHz Nom,

GSX-1A/3C4E350.0MHZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGolledge Electronics
Reach Compliance Codecompliant
Other featuresTAPE AND REEL
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level100 µW
frequency stability0.01%
frequency tolerance30 ppm
load capacitance18 pF
Manufacturer's serial numberGSX-1
Installation featuresSURFACE MOUNT
Nominal operating frequency50 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL7.5XB5.0XH1.4 (mm)/L0.295XB0.197XH0.055 (inch)
Series resistance60 Ω
surface mountYES
SM Crystal
Specifications
GSX-1A:  2 pads, opposite ends
GSX-1B:  4 pads, diagonal connections
GSX-1C:  2 pads, 5.08mm pitch
GSX-1
Parameters
Package:
GSX-1A
GSX-1B
GSX-1C
6.0 ~ 67.0MHz
Variant
A


























































B
C
Option
Codes
Frequency range:
Calibration tolerance:
±30ppm
±50ppm
Other (±20ppm ~ ±100ppm)
±30ppm
±50ppm
±100ppm
±20ppm ~ ±100ppm
3
5
specify
3
5
C
specify
1
2
4
specify
B
D
E
F
J
S
specify
F
3
3
Temperature stability:
Operating temperature range:
-10 to +60°C
-20 to +70°C
-40 to +85°C
other
Circuit condition:
12pF
16pF
18pF
20pF
30pF
Series resonant
other values
Features
Oscillation mode:
Fundamental (6.0 ~ 50.0MHz)
3rd overtone (28.1 ~ 50.0MHz)
3rd overtone (50.1 ~ 67.0MHz)
Static capacitance (C
0
):
7pF max
Ceramic SM package
Fundamental mode up to 50.0MHz
Low cost for volume applications
Large stocks of standard frequencies
Equivalent series resistance (max):
80Ω (6.0 ~ 9.9MHz)
60Ω (10.0 ~ 15.9MHz, fund)
40Ω (16.0 ~ 50.0MHz, fund)
60Ω (28.0 ~ 67.0MHz, 3rd OT)
Ageing:
±5ppm max first year
100μW
Test drive level:
Soldering condition:
260°C, 10 sec x2 max
Standard.
Optional - Please specify required code(s) when ordering
Ordering Information
Product name + variant + option codes (if any) + frequency
+ circuit condition (if non-standard)
eg:
GSX-1A/551DF 16.0MHz
50/50/10/16-F (standard)
GSX-1A/5C1S3 48.0MHz
50/100/10/S-3
Option code X (eg GSX-1/X) denotes a custom specification.
Preferred choice for SM crystal.
Available on T&R - 2k pcs per reel.
Refer to our website for T&R and soldering details.
Tel:
+44 1460 256 100
02 Mar 2004
Fax:
+44 1460 256 101
E-mail:
sales@golledge.com
Web:
www.golledge.com
Comparison of I2C waveforms on the STM32F7Disc development board
[i=s]This post was last edited by dcexpert on 2016-4-23 10:22[/i] Because there is a problem with the I2C part, capture the waveform for analysis. The upper part is STM32F7DISC, and the lower part is ...
dcexpert MicroPython Open Source section
Application of CPLD in Time Grating Displacement Sensor
Introduction The intelligent time-grating displacement sensor is a new displacement sensor developed under the guidance of the time-space coordinate conversion theory proposed in reference [1] and the...
frozenviolet Automotive Electronics
DSP peripheral design
Now there is a 100MHZ signal. It needs 74VHC164 frequency division. So does the signal need to add a pull-down resistor? I will order the board soon. Please let me know if you know....
maxcio DSP and ARM Processors
Regarding the problem of simulating IIC communication with STC12C5A60S2 microcontroller! Please give me some advice!
[b][size=5][color=red]The analog interface is shown in the figure. I want to connect two wires SDA and SCL from the IIC bus on the computer motherboard to the P13 and P12 ports of the microcontroller ...
singleyork 51mcu
Altera soc high speed signal acquisition HPS reads DDR too slowly, help
[i=s] This post was last edited by Shi Yu on 2016-10-31 16:36 [/i] Hi everyone, I am currently working on a high-speed signal acquisition project using socFPGA. The FPGA drives the AD chip to generate...
石玉 FPGA/CPLD
Try the data visualization tool of visionseed in Ubuntu
[i=s]This post was last edited by azxyqcr on 2019-9-16 10:36[/i]I recently purchased a set of AI vision module Visionseed. I plan to try out the Visionseed tool in Ubuntu to understand this vision mod...
azxyqcr TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1318  108  2658  1986  2214  27  3  54  40  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号