EEWORLDEEWORLDEEWORLD

Part Number

Search

LP21-18-FREQ6-30G1GH

Description
Parallel - Fundamental Quartz Crystal, 9MHz Min, 10MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP21-18-FREQ6-30G1GH Overview

Parallel - Fundamental Quartz Crystal, 9MHz Min, 10MHz Max, ROHS COMPLIANT PACKAGE-2

LP21-18-FREQ6-30G1GH Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.003%
frequency tolerance30 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP21
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency10 MHz
Minimum operating frequency9 MHz
Maximum operating temperature75 °C
Minimum operating temperature-20 °C
physical sizeL10.8XB4.47XH2.1 (mm)/L0.425XB0.176XH0.083 (inch)
Series resistance70 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
FPGA_100 Days Journey_Key Debounce.pdf
FPGA_100 Days Journey_Key Debounce.pdf...
zxopenljx FPGA/CPLD
Your purpose of learning UCOS and your opinions and expectations on the UCOS section
It's a survey, haha. As the title says, please give us your opinions and expectations on the UCOS section! I hope this section can become popular, and it cannot be separated from your support. Let's t...
llpanda Real-time operating system RTOS
Altium designer summer 09 installation to crack step 2 can not generate alf file, which expert can give me some advice
After installing ADS9, I cracked it, but the second step failed to generate the alf file. I need help from an expert. My system is Win7, and I turned off the antivirus when cracking it. The paths are ...
congshan5923 PCB Design
Why is the waveform like this?
[i=s]This post was last edited by wolfcan on 2016-5-18 21:45[/i] First of all, thank you for your help in reading my post. I printed out the power converter board I had drawn some time ago and soldere...
wolfcan PCB Design
Help on STM32 crashing after setting pin as output
Dear experts, we are using STM32F103RB. When pin 15 of port B is configured as output (either push-pull or open-drain), the system freezes immediately.However, pins 8-14 of port B do not have this pro...
过云雨 stm32/stm8
Power Supply Testing: Efficiency Measurement
[p=null, 2, left][color=rgb(51, 51, 51)][font=Verdana, Helvetica, Arial, sans-serif]Author: [color=rgb(51, 51, 51)][url=http://e2e.ti.com/members/1878010/default.aspx]Bob Hanrahan[/url][/color] Analog...
7leaves Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1974  2460  1259  13  657  40  50  26  1  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号