XC6102F616MR-G datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> XC6102F616MR-G

XC6102F616MR-G: DescriptionPower Supply Management Circuit, Fixed, 1 Channel, CMOS, PDSO5, SOT-25, 5 PIN; CategoryPower/power management The power supply circuit; File Size445KB，27 Pages; ManufacturerTOREX; Websitehttp://www.torex.co.jp/chinese/; Environmental Compliance

Download Datasheet Parametric View All

XC6102F616MR-G Overview

Power Supply Management Circuit, Fixed, 1 Channel, CMOS, PDSO5, SOT-25, 5 PIN

XC6102F616MR-G Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	TOREX
package instruction	LSSOP, TSOP5/6,.11,37
Reach Compliance Code	compliant
Other features	DETECT VOLTAGE IS 1.6 V
Adjustable threshold	NO
Analog Integrated Circuits - Other Types	POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 code	R-PDSO-G5
JESD-609 code	e3
length	2.9 mm
Humidity sensitivity level	1
Number of channels	1
Number of functions	1
Number of terminals	5
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	LSSOP
Encapsulate equivalent code	TSOP5/6,.11,37
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	1/6 V
Certification status	Not Qualified
Maximum seat height	1.3 mm
Maximum supply current (Isup)	0.018 mA
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	1 V
Nominal supply voltage (Vsup)	2 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.95 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	10
width	1.6 mm

Preview

Download Datasheet

View All

XC6101~XC6105, XC6111~XC6117

Series

Voltage Detector (V

=1.6V~5.0V)

ETR0207_016

The XC6101~XC6105, XC6111~XC6117 series are groups of high-precision, low current consumption voltage detectors with

manual reset input and watchdog functions incorporating CMOS process technology. The series consist of a reference

voltage source, delay circuit, comparator, and output driver. With the built-in delay circuit, the XC6101 ~ XC6105, XC6111 ~

XC6117 series do not require any external components to output signals with release delay time. Moreover, with the manual

reset function, reset can be asserted at any time. The ICs produce two types of output; V

DFL

(low when detected) and V

DFH

(high when detected). With the XC6101 ~ XC6105, XC6111 ~ XC6115 series, the WD pin can be left open if the watchdog



function is not used. Whenever the watchdog pin is opened, the internal counter clears before the watchdog timeout occurs.

Since the manual reset pin is internally pulled up to the V

pin voltage level, the ICs can be used by leaving the manual reset

pin unconnected if the pin is unused. The detect voltages are internally fixed 1.6V ~ 5.0V in increments of 0.1V, using laser

trimming technology. Six watchdog timeout periods are available in a range from 6.25ms to 1.6s. Seven release delay times

are available in a range from 3.13ms to 1.6s.

■GENERAL

DESCRIPTION

■APPLICATIONS

●Microprocessor

reset circuits

●Memory

battery backup circuits

●System

power-on reset circuits

●Power

failure detection

■FEATURES

: 1.6V ~ 5.0V, +2%

(0.1V increments)

Hysteresis Width

: V

x 5%, TYP.

(XC6101~XC6105)

x 0.1%, TYP.

(XC6111~XC6117)

Operating Voltage Range

: 1.0V ~ 6.0V

Detect Voltage Temperature

: +100ppm/

C (TYP.)

Coefficient

Output Configuration

: N-channel open drain,

CMOS

Reset Output Options

: V

DFL

(Low when detected)

DFH

(High when detected)

Watchdog Function

: Watchdog input WD;

If it remains ether high or low for

the duration of the watchdog

timeout period, a reset is

asserted.

Manual Reset Function

: Manual Reset Input MRB;

When it changes from high to

low, a reset is asserted.

Release Delay Time

: 1.6s, 400ms, 200ms, 100ms,

50ms, 25ms, 3.13ms (TYP.)

Watchdog Timeout Period

: 1.6s, 400ms, 200ms, 100ms,

50ms, 6.25ms (TYP.)

Detect Voltage Range

Operating Ambient Temperature

-40℃½+85℃

: SOT-25, USP-6C

Packages

Environmentally Friendly

: EU RoHS Compliant, Pb Free

■TYPICAL

APPLICATION CIRCUIT

V IN

μP

V IN

XC6101/XC6102

■TYPICAL

PERFORMANCE

CHARACTERISTICS

●Supply

Current vs. Input Voltage

XC61X1~XC61X5 (2.7V)

Supply Current:

ISS (μA)

Ta=-40

℃

Ta=25

℃

Ta=85

℃

Rpull

＊

RESETB

INPUT

I/O

VS S

V IN

RESETB

MRB

V SS

* Not necessary with CMOS output products.

Input Voltage:

VIN (V)

* ‘x’ represents both ‘0’ and ‘1’. (ex. XC61x1⇒XC6101 and XC6111)

1/27

Recommended Resources

Add anti-interference capacitor to control cable

Thyristor type answering circuit three

STK4046, 4048 typical application circuit

Use CD4013 to make touch delay energy-saving lamps

Strong light circuit

555 TV program monitoring and timing conversion circuit

Analog circuit recruitment information and self-recommendation! This post will be open for a long time and updated in time, please pay attention!: Monthly salary: 0 yuanJob area: Website engineer/E-commerceNumber of positions: 2Release date: June 20, 2006 " Business specialistMonthly salary: 0 yuanJob area: Software EngineerNumber of positions: ...; fighting Analog electronics

Linux FAQ and Administration Tips: 1. How to create multiple users I would like to remind you not to use the root user all the time, because the root user has supreme power in the system, and it may damage the system if you are not car...; 呱呱 Linux and Android

vxworks6.8+QT for vxworks4.8.5, you know!: I have vxworks6.8 (including windml5.3, workbench3.2) and QT4.8.5 commercial version source code (everywhere version, supports vxworks and other platforms). If you need it, please contact QQ: 51741023...; viva0287 Real-time operating system RTOS

How to burn 2410 applet into NAND FLASH?: I wrote a small display control program. How do I burn it into NAND flash? Do I need to use any boot? Or is there a simpler way? Thank you....; weicunshang Embedded System

Problems with using PLL in FPGA: The altera cycloneIII FPGA has a problem when setting the PLL. The generated PLL module has four ports: areset, inclk0, c0, locked. The crystal clock input pin is directly connected to inclk0, and a P...; eeleader FPGA/CPLD

Ask the experts: How should I get started?: I want to learn how to develop a driver program under Linux. How can I do it? I have a basic knowledge of C and am learning Linux system. I need your advice urgently. Thank you very much....; thingwind Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components