EEWORLDEEWORLDEEWORLD

Part Number

Search

CDR31BP621AFNM

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.00062uF, Surface Mount, 0805, CHIP
CategoryPassive components    capacitor   
File Size46KB,4 Pages
ManufacturerAVX
Download Datasheet Parametric View All

CDR31BP621AFNM Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.00062uF, Surface Mount, 0805, CHIP

CDR31BP621AFNM Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
Objectid1806354064
package instruction, 0805
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time9 weeks
compound_id19959913
capacitance0.00062 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.3 mm
JESD-609 codee4
length2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance1%
Rated (DC) voltage (URdc)50 V
GuidelineMIL-PRF-55681/7
size code0805
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceSilver/Nickel/Gold (Ag/Ni/Au)
Terminal shapeWRAPAROUND
width1.25 mm
MIL-PRF-55681/Chips
Part Number Example
CDR31 thru CDR35
MILITARY DESIGNATION PER MIL-PRF-55681
Part Number Example
L
W
D
t
(example)
CDR31
BP
101
B
K
S
M
MIL Style
Voltage-temperature
Limits
T
Capacitance
Rated Voltage
Capacitance Tolerance
Termination Finish
Failure Rate
NOTE: Contact factory for availability of Termination and Tolerance Options for
Specific Part Numbers.
MIL Style:
CDR31, CDR32, CDR33, CDR34, CDR35
Voltage Temperature Limits:
BP = 0 ± 30 ppm/°C without voltage; 0 ± 30 ppm/°C with
rated voltage from -55°C to +125°C
BX = ±15% without voltage; +15 –25% with rated voltage
from -55°C to +125°C
Capacitance:
Two digit figures followed by multiplier
(number of zeros to be added) e.g., 101 = 100 pF
Rated Voltage:
A = 50V, B = 100V
Capacitance Tolerance:
B ± .10 pF, C ± .25 pF, D ± .5
pF, F ± 1%, J ± 5%, K ± 10%,
M ± 20%
Termination Finish:
M = Palladium Silver
N = Silver Nickel Gold
S = Solder-coated
Y = 100% Tin
U = Base Metallization/Barrier
Metal/Solder Coated*
W = Base Metallization/Barrier
Metal/Tinned (Tin or Tin/
Lead Alloy)
*Solder shall have a melting point of 200°C or less.
Failure Rate Level:
M = 1.0%, P = .1%, R = .01%,
S = .001%
Packaging:
Bulk is standard packaging. Tape and reel
per RS481 is available upon request.
CROSS REFERENCE: AVX/MIL-PRF-55681/CDR31 THRU CDR35
Per MIL-PRF-55681
(Metric Sizes)
CDR31
CDR32
CDR33
CDR34
CDR35
AVX
Style
0805
1206
1210
1812
1825
Length (L)
(mm)
2.00
3.20
3.20
4.50
4.50
Width (W)
(mm)
1.25
1.60
2.50
3.20
6.40
Thickness (T)
Max. (mm)
1.3
1.3
1.5
1.5
1.5
D
Min. (mm)
.50
Termination Band (t)
Max. (mm)
.70
.70
.70
.70
.70
Min. (mm)
.30
.30
.30
.30
.30
81
Single chip microcomputer + temperature acquisition system
[img]file:///H:/DOCUME~1/Owner/LOCALS~1/Temp/$BZ9U~ASWF%25LD_)G5FR)4JG.jpg[/img] The temperature sensor schematic diagram of the single-chip microcomputer + temperature acquisition system, the design ...
littlefish603 MCU
FPGA FIFO Design Tips.rar
FPGA FIFO Design Tips.rar...
zxopenljx FPGA/CPLD
Microcontroller for variable speed BLDC fan control systems
Microcontroller for variable speed BLDC fan control systems...
安_然 DSP and ARM Processors
28335 Online update program problem, flash_api code calls the erase function and the return value is 24
As the title says: My burning method is: modify the flash_api code project provided by TI according to your own needs, compile and convert it into hexadecimal machine code. Then define the relevant fl...
anyber Microcontroller MCU
Help with RS422 protocol based on Verilog
I would like to ask which expert has a program based on the RS422 protocol of Verilog. I don't have any requirements, just the simplest one will do. I am a beginner and don't understand it very well. ...
单片机菜菜 FPGA/CPLD
The first gift for the moderator
On July 22, 2008, a training course on FPGA design technology will be held in Wuxi. The content includes the use of Modelsim and some other designs, logic synthesis, etc. If you are interested in part...
洁白如煤 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1647  1174  464  844  1470  34  24  10  17  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号