ABL3-50.0000MHZ-S-A-H5-R-F-Q15-T datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ABL3-50.0000MHZ-S-A-H5-R-F-Q15-T

ABL3-50.0000MHZ-S-A-H5-R-F-Q15-T: DescriptionSeries - Fundamental Quartz Crystal, 50MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN; CategoryPassive components Crystal/resonator; File Size1MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABL3-50.0000MHZ-S-A-H5-R-F-Q15-T Overview

Series - Fundamental Quartz Crystal, 50MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN

ABL3-50.0000MHZ-S-A-H5-R-F-Q15-T Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Objectid	1819374390
package instruction	ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN
Reach Compliance Code	compliant
compound_id	162800906
Crystal/Resonator Type	SERIES - FUNDAMENTAL
Nominal operating frequency	50 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C

Preview

Download Datasheet

View All

HC/49US (AT49) MICROPROCESSOR CRYSTAL

ABL3 Series

FEATURES:

• Reduced height at 2.0mm

• High reliability & Low Cost

• Tight stability & extended temperature

• Proven resistance welded metal package

RoHS

Compliant

APPLICATIONS:

• Home electronics

• Computers, modems, and communications

• High-precision TCXO and clock applications

• Microprocessors

11.5 x 5.0 x 2.0 mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency

Operation Mode

ABL3 Series

3.579545 MHz to 70 MHz

AT cut (Fundamental or 3rd OT) or BT cut (See options)

3.579545MHz - 24.0MHz (Fundamental) (Standard)

24.01 - 70.00MHz (3rd- Overtone) (Standard)

24.01MHz - 50.00MHz (Fund. AT or BT) (See options)

0°C to + 70°C (see options)

- 55°C to + 125°C

± 50 ppm max. (see options)

See Table 1

7pF max.

18pF (see options)

1 mW max., 100µW typical

± 5ppm max.

500 M

Ω

min at 100Vdc ± 15V

1µW to 500µW

Change in frequency (Maximum - Minimum) over DLD range < ±10ppm

Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value

Maximum ESR over DLD range < Max ESR value

Operating Temperature

Storage Temperature

Frequency Tolerance at +25°C

Frequency Stability over the

Operating Temp. (Ref to +25°C)

Equivalent Series Resistance

Shunt Capacitance C

Load Capacitance C

Drive Level

Aging at 25°C ± 3°C Per Year

Insulation Resistance

Drive level dependency (DLD),

minimum 7 points tested

TABLE 1: ESR

FREQUENCY (MHz)

3.579 - 4.999 (Fund.)

5.000 - 5.999 (Fund.)

6.000 - 7.999 (Fund.)

8.000 - 8.999 (Fund.)

9.000 - 9.999 (Fund.)

10.000 - 15.999 (Fund.)

16.000 - 50.000 (Fund.)

24.01 - 31.999 (3rd O/T)

32.000 - 70.00 (3rd O/T)

ESR ( )

180

120

100

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised:

.01 .10

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Application of TDA1514

Temperature control circuit connection circuit diagram b

battery charge regulator

Two suitable homemade Wien bridge low-frequency signal generator circuits

Field output circuit: TDA8351

820e computer motherboard circuit diagram_63

FPGA Introduction: PS2 Interface (Send and Receive, Attached): Regarding the PS2 interface, the receiving module has been given above. As for the sending module, Xiaoyu spent a long time, about two weeks. During this period, Xiaoyu made a very serious problem. PS...; DSP16 FPGA/CPLD

18V to 15V (BUCK): I would like to ask an expert how to convert the buck circuit from 18V to 15V with a current of 300 mA. . . . Is it possible?...; 尘埃13 Analogue and Mixed Signal

Implementation of DPD based on MicroBlaze: Implementation of DPD based on MicroBlaze DPD simulation as shown in Figure C MATLAB DPD before...; phdwong FPGA/CPLD

Aren't timing signals and clock pulse signals different?: I was confused when reading the book on computer organization principles. Isn't the timing signal just a series of regular pulse signals? Is there any difference between T1, T2...Tn? It also says that...; dzwwk Embedded System

Vxworks dynamic library settings problem: When debugging the evaluation version of Wind River Workbench3 and following the above steps to RTP, DEBUG always reports shared object "libProdConsSL.so" not found. Friends who have just learned VxWo...; ubrownie Real-time operating system RTOS

【Book Collection】Basics of ASIC Design Technology: [tr][td][b]Table of Contents[/b][/td] [/tr][tr][td] Chapter 1 Integrated Circuit Design Methods and Design Tools 1.1 Original Manual Design 1.2 Computer-Aided Design 1.3 CAE Workstation and Electronic...; wzt FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components