L-51-304 datasheet, PDF - EEWORLD Datasheet

L-51-304: DescriptionActive Delay Line, 1-Func, 5-Tap, True Output; Categorylogic logic; File Size89KB，1 Pages; ManufacturerSIXNET; Websitehttp://www.sixnet.com/index.cfm

Download Datasheet Parametric View All

L-51-304 Overview

Active Delay Line, 1-Func, 5-Tap, True Output

Parameter Name	Attribute value
Maker	SIXNET
package instruction	DIP, DIP8,.3
Reach Compliance Code	unknown
JESD-30 code	R-XDIP-T8
length	12.7 mm
Load capacitance (CL)	10 pF
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	DIP
Encapsulate equivalent code	DIP8,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
programmable delay line	NO
Prop。Delay @ Nom-Sup	40 ns
Certification status	Not Qualified
Maximum seat height	7.366 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	40 ns
width	7.62 mm

Regarding the issue of BGA package routing!: I posted on several forums, but no one responded. First of all, let me explain the problem. I am using ad 08 and drawing a BGA packaged FPGA board. I saw others put pads in the middle of the pins, so ...; lixinsir PCB Design

if (i2c_write_and_verify(CONFIG_1, 0x00, &i2c_write_struct)) What does this mean?: if (i2c_write_and_verify(CONFIG_1, 0x00, &i2c_write_struct))...; dongshitong Microcontroller MCU

CAT7119CA chip: [color=#3c3c3c][font=tahoma, arial,]Replace CAT7119CA chip, input 5V, what to use instead[/font][/color]...; willson77 LED Zone

Capacitive touch sensing principles and applications (3): 7. Expand the number of buttons within limited IOEarlier we talked about two methods of handling multiple keys. If you look closely, you can find that both methods are based on multiple IOs , which me...; youki12345 Microcontroller MCU

Power Transformer: I would like to ask, for this kind of ordinary power transformer, when it is loaded, what degree Celsius is the appropriate surface temperature? When I buy this kind of power transformer online, they ...; wswddwsw Power technology

Top-FPGA Basics Tutorial Learning Board/Development Board Circuit Diagram: @@Full version of MAX7132 learning board circuit diagram [url=https://bbs.eeworld.com.cn/thread-50800-1-1.html]https://bbs.eeworld.com.cn/thread-50800-1-1.html[/url]@@ @@EP2C learning board schematic ...; wenhuawu FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components