EEWORLDEEWORLDEEWORLD

Part Number

Search

70325-407-66

Description
Board Connector, 66 Contact(s), 2 Row(s), Male, Right Angle, Solder Terminal
CategoryThe connector    The connector   
File Size286KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

70325-407-66 Overview

Board Connector, 66 Contact(s), 2 Row(s), Male, Right Angle, Solder Terminal

70325-407-66 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompli
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts66
UL Flammability Code94V-0
PDM: Rev:A
STATUS:
Released
Printed: Oct 29, 2008
.
Altera Reference Design - 10Gbps Ethernet Loopback Reference Design
The Altera Stratix IIGX 10 Gigabit Ethernet (10GbE) loopback reference design provides a sample design that demonstrates wire-speed operation of the 10GbE reference design described in AN516:10-Gbps E...
xiaoxin1 FPGA/CPLD
dsp related AD sampling
How to turn off the interrupt of AD sampling in dsp?...
lsy5680988 DSP and ARM Processors
Challenges in Nanoelectrical Measurements
Before researchers can attempt to make sensitive measurements, they must also understand some of the challenges of nanoelectrical measurements. These challenges include:Basic principles of measurement...
Jack_ma Test/Measurement
Is the latest generation of ARM CPU Cortex? I want to learn more.
The "MCU New Trends - Cortex M0/M3/M4 Industry Application Theme Seminar"and the second "Embedded and Internet of Things" theme forum of China Embedded System Industry Associationare initiated by Chin...
tope Industrial Control Electronics
Clock chip driver problem
Based on nios; i2c bus device; written clock chip driver; can't read the correct time; the first time it is written, it can't be written, and the system immediately crashes; the second time it can be ...
shamuwhale Embedded System
FPGA Design Issues
I would like to ask, when doing FPGA design, the functions and timing simulations of each underlying submodule are correct, but the top-level module simulation is wrong (that is, the individual submod...
shuxueaw FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 119  271  414  2751  752  3  6  9  56  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号