EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD44324092BF5-E33Y-FQ1-A

Description
4MX9 DDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, LEAD FREE, PLASTIC, BGA-165
Categorystorage    storage   
File Size482KB,37 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

UPD44324092BF5-E33Y-FQ1-A Overview

4MX9 DDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, LEAD FREE, PLASTIC, BGA-165

UPD44324092BF5-E33Y-FQ1-A Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerRenesas Electronics Corporation
Parts packaging codeBGA
package instructionLBGA, BGA165,11X15,40
Contacts165
Reach Compliance Codeunknown
ECCN code3A991
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)300 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B165
length17 mm
memory density37748736 bit
Memory IC TypeDDR SRAM
memory width9
Number of functions1
Number of terminals165
word count4194304 words
character code4000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize4MX9
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Encapsulate equivalent codeBGA165,11X15,40
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
power supply1.5/1.8,1.8 V
Certification statusNot Qualified
Maximum seat height1.46 mm
Maximum standby current0.51 A
Minimum standby current1.7 V
Maximum slew rate0.57 mA
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width15 mm
Datasheet
μ
PD44324092B
μ
PD44324182B
μ
PD44324362B
36M-BIT DDR II SRAM
2-WORD BURST OPERATION
Description
The
μ
PD44324092B is a 4,194,304-word by 9-bit, the
μ
PD44324182B is a 2,097,152-word by 18-bit and the
μ
PD44324362B is a 1,048,576-word by 36-bit synchronous double data rate static RAM fabricated with
advanced CMOS technology using full CMOS six-transistor memory cell.
The
μ
PD44324092B,
μ
PD44324182B and
μ
PD44324362B integrate unique synchronous peripheral circuitry
and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the
positive edge of K and K#. These products are suitable for application which require synchronous operation,
high speed, low voltage, high density and wide bit configuration.
These products are packaged in 165-pin PLASTIC BGA.
R10DS0036EJ0200
Rev.2.00
August 2, 2011
Features
1.8
±
0.1 V power supply
165-pin PLASTIC BGA (15 x 17)
HSTL interface
PLL circuitry for wide output data valid window and future frequency scaling
Pipelined double data rate operation
Common data input/output bus
Two-tick burst for low DDR transaction size
Two input clocks (K and K#) for precise DDR timing at clock rising edges only
Two output clocks (C and C#) for precise flight time
and clock skew matching-clock and data delivered together to receiving device
Internally self-timed write control
Clock-stop capability. Normal operation is restored in 20
μ
s after clock is resumed.
User programmable impedance output (35 to 70
Ω)
Fast clock cycle time : 3.3 ns (300 MHz), 3.5ns (287MHz), 4.0 ns (250 MHz), 5.0 ns (200 MHz)
Simple control logic for easy depth expansion
JTAG 1149.1 compatible test access port
R10DS0036EJ0100 Rev.2.00
August 2, 2011
Page 1 of 36

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2570  2195  304  836  1414  52  45  7  17  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号