EEWORLDEEWORLDEEWORLD

Part Number

Search

531WB634M000DGR

Description
CMOS/TTL Output Clock Oscillator, 634MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531WB634M000DGR Overview

CMOS/TTL Output Clock Oscillator, 634MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WB634M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency634 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
EEWORLD University - Running Lua scripting language on EFM32GG
Running Lua scripting language on EFM32GG : https://training.eeworld.com.cn/course/2290This paper describes how to run Lua scripting language on EFM32GG device and control MCU's GPIO and Timer through...
chenyy Embedded System
Problems with converting files from Ultra Librarian to Altium Designer
I downloaded the bxl package file from TI's 28335DSP website, and then used Ultra Librarian to convert it to Altium Designer, but there was a problem. Since the 28335DSP schematic library is divided i...
佳佳 Microcontroller MCU
Introduction to MSP430fr59 Series Library Development Part 1 - GPIO Operation
[p=30, 2, left][backcolor=rgb(239, 245, 249)]I have been using msp430 for work recently. I have never used it before and don't understand many things. I thought it would be better to write it down so ...
wanyisq Microcontroller MCU
Fit fails in COLD, but it works fine when a pin is replaced. What's going on?
Fit failed in COLD, but it works fine when I change one pin. Both are user IO. What's going on? eeworldpostqq...
blink FPGA/CPLD
Flower killer girl, let me show you a flower
I went home for Dragon Boat Festival and brought some eye-catching things to Huashagu NiangThis is the jasmine I raised:loveliness:...
jishuaihu Talking
[TI's First Low Power Design Competition] A brief explanation of the card-swipe water meter program + the final design
I've been busy with work lately, but luckily I finally found some time to write something today. Okay, no more nonsense. The last article mainly introduced the design of the hardware part. Today, let'...
908508455a Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2774  1567  2354  2105  2346  56  32  48  43  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号