530AC77M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AC77M0000DG

530AC77M0000DG: DescriptionLVPECL Output Clock Oscillator, 77MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AC77M0000DG Overview

LVPECL Output Clock Oscillator, 77MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AC77M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	77 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Operational amplifier output circuit

Simple sawtooth wave generator circuit

Amplitude modulation detector circuit using ULN2209 and MC1496K

Anti-theft sound and light alarm circuit diagram

High performance audio signal oscillator

Infrared transmitter and receiver power supply circuit diagram

Why does CC2530's PWM have to use standby position 2?: When learning CC2530, I found that everyone uses spare position 2. The original channels of timer 1 are P02, P03, P04, P05, P06. Why must we use P2, P1, P0, P7, P6? Can we use position 1? Please expla...; flying510 RF/Wirelessly

【Goodbye 2021, Hello 2022】The first time in 2021: This is the first post of 2022, recording the past events of 2021 and my aspirations for 2022! I changed jobs for the first time in 2021. Although my previous job was comfortable, the comfort made me ...; PowerWorld Talking

DDS: DDS has the following advantages: ⑴ High frequency resolution, multiple output frequency points, up to frequency points (N is the number of phase accumulator bits); ⑵ Fast frequency switching speed, u...; 285506445 MCU

Have you ever encountered such a situation when using ise10.1?: When using ise10.1, have you ever encountered such a situation: after the map is successful, as soon as you enter the layout and routing, an error occurs and there is no error message? How can I fix t...; 逍遥 FPGA/CPLD

Generate two control pulses based on FPGA: [b] How to generate two control pulses based on FPGA (cycle, pulse width, duty cycle, and timing relationship are adjustable) and use the control pulses to control two industrial cameras? I am a first...; HAORUIMIN FPGA/CPLD

LED electronic light box control circuit: [size=5]Help: I like LED very much, but I don’t understand circuit control technology[/size] [size=5]I would like to ask you to help me design a LED electronic light box control circuit,[/size] [size=...; zeafee Mobile and portable

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components