530EA698M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EA698M000DG

530EA698M000DG: DescriptionLVPECL Output Clock Oscillator, 698MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EA698M000DG Overview

LVPECL Output Clock Oscillator, 698MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA698M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	698 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Temperature regulator drying room temperature control circuit 2

Applications to increase output voltage (b)

TA7657P (electronic toy) radio remote control receiving circuit

Simple leakage detector circuit

200～65000Hz Wien bridge

BA1404 internal circuit schematic diagram

The most effective way to learn electronics: The most effective method for learning electronics People spend the longest time using self-study methods in their lives. Reading books and doing things by yourself are self-study methods. 1. Have the...; wydz123 Analog electronics

A well-known MCU foreign company in Shanghai needs an automated test development engineer: Forwarded on behalf of a friend: Senior Engineer of Automated TestingJob Responsibilities:Responsible for developing automated testing tool software for testing embedded systemsResponsible product: MC...; maggiemamaqiao Recruitment

Defective soldering problems when soldering SMD products: [hide]Tombstone effectDue to the different amounts of solder paste, the tensile forces generated during the shrinkage process are different due to the effects of thermal expansion and contraction duri...; 探路者 LED Zone

How about it, has anyone succeeded?: Has anyone succeeded in making this? I bought the materials but I'm afraid I won't be able to make it. :Sad:...; seekcalm DIY/Open Source Hardware

Recommended FPGA Learning Resources (IV) -- FPGA Embedded Project Development Trinity Practical Lecture: : [align=center][font=宋体][size=4][b]FPGA Essence Learning Resource Recommendation (IV) --[/b][/size][/font][color=rgb(0, 0, 0)][backcolor=rgb(237, 235, 235)][font=微软雅黑][size=18px]FPGA Embedded Project...; tiankai001 Download Centre

Altium Designer 17 Complete Beginner Video Tutorial: [color=#929292][size=3][color=#0000ff][b]Full video download address:[/b][/color][/size][/color][url=https://pan.baidu.com/s/1jIBQNkE]https://pan.baidu.com/s/1jIBQNkE[/url] [color=#929292][size=3][col...; 小崇伟 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components