530SA853M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530SA853M000DG

530SA853M000DG: DescriptionLVDS Output Clock Oscillator, 853MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SA853M000DG Overview

LVDS Output Clock Oscillator, 853MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SA853M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Objectid	1591053933
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
compound_id	67907032
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	853 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A brief discussion on the circuit diagram of electrical control

Solenoid valve drive circuit diagram (24V)

Sound controlled lantern circuit

Constant voltage source thyristor control circuit

Transformer coupled DC and DC converter circuit diagram using HS7076

Efficient white LED driver circuit

Hangzhou recruits ZIGBEE engineers: Hangzhou Iteration Technology Company has posted a recruitment information. Interested candidates can send their resumes to [email]2254222010@qq.com[/email]. Qualified candidates will receive an inter...; 迭代HR Recruitment

Share - Verilog code of slave RAM under AHB bus: :shy: The Verilog code of slave RAM under AHB bus, which I found with great difficulty, is for reference only! [[i] This post was last edited by Shangshuiyun at 20:37 on 2011-3-30[/i]]...; 尚水云者 FPGA/CPLD

Relationship between copper foil thickness, trace width and current in PCB design: According to PCB suppliers, PCBs are usually made of half an ounce (about 18μm) copper foil thickness, which is about 6.8 cents/cm2 unless otherwise specified. 1oz (about 35μm) copper foil thickness i...; ESD技术咨询 PCB Design

I2C module for MSP430F249: The I2C module of MSP430F249 uses the seven-bit address mode. When debugging, I found that when receiving data, the first data received easily becomes the last data received last time. It has been the...; wlj626248 Microcontroller MCU

Recommend a MSP430 different models comparison tool to everyone: As long as you enter the specific models of two MSP430s, this web tool can show the difference between the two models of MSP430 in red font. Compared with TI's own selection tool, this tool can show t...; wstt Microcontroller MCU

Phase-locked loop circuit: [i=s]This post was last edited by paulhyde on 2014-9-15 04:03[/i]Phase- locked loop circuit...; zhshmzd123654 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components