EEWORLDEEWORLDEEWORLD

Part Number

Search

FTR-1-04-03-G-D-LC-TR

Description
Board Connector
CategoryThe connector    The connector   
File Size255KB,2 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Download Datasheet Parametric View All

FTR-1-04-03-G-D-LC-TR Overview

Board Connector

FTR-1-04-03-G-D-LC-TR Parametric

Parameter NameAttribute value
MakerSAMTEC
Reach Compliance Codecompliant
ECCN codeEAR99
Connector typeBOARD CONNECTOR
Contact completed and terminatedGold (Au)
JESD-609 codee4
REVISION AX
PATENT NUMBERS
5713755 / 5961339
FTR-1XX-XX-XX-D-XX-XX
No OF POSITIONS
-02 THRU -50
(PER ROW)
LEAD STYLE
SEE TABLE 1
DO NOT
SCALE FROM
THIS PRINT
(No OF POS x .050 [1.27]) +.002/-.010
[+.05/-.25]
02
100
SEE NOTE 4
.196 4.98
REF
.100 2.54
REF
01
.050 1.27 REF
99
HTMS-50-D
3 MAX SWAY
(EITHER DIRECTION)
PLATING SPECIFICATION
-G: 10µ" GOLD IN CONTACT AREA,
3µ" GOLD ON TAIL
-T: MATTE TIN CONTACT AND TAIL
(LEAD STYLES -01, -02, -03, -51, -52 ONLY)
-S: 30µ" SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-F: 3µ" FLASH SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-SM: 30µ" SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-TM: MATTE TIN CONTACT AND TAIL
(LEAD STYLES -01, -02, -03, -51, -52 ONLY)
-FM: 3µ" FLASH SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
-H: 30µ" HEAVY GOLD IN CONTACT AREA,
3µ" GOLD ON TAIL
-L: 10µ" LIGHT SELECTIVE GOLD IN CONTACT AREA,
MATTE TIN ON TAIL
BODY SPECIFICATION
-D: DOUBLE (USE HTMS-50-D)
OPTION
-P: PICK & PLACE PAD
(USE PPP-22)
(SEE FIG 3, SHT 2)
[5 POS MIN]
-TR: TAPE AND REEL PACKAGING
(POSITIONS -02 THROUGH -50)
OPTION
-A: ALIGNMENT PIN (5 POS MIN)
( SEE FIG 2, SHT 2)
SAMTEC DISCRETION ON WHICH
-A PIN USED.
-LC: STAKED LOCKING CLIP (USE LC-05-TM)
(SEE FIG 4, SHT 2 & NOTE 10)
-XX: POLARIZING SPECIFICATION
XX INDICATES POS TO BE OMMITED
T-1M6-XX-XX-2
.018 0.46 SQ
REF
2 MAX SWAY
(EITHER DIRECTION)
2 MAX SWAY
(EITHER DIRECTION)
.050 1.27 (TYP)
(SEE NOTE 5)
C
CONTACT
AREA
"B"
90°
- 2°
(TYP)
.100 2.54
REF
C
C
+4°
.004 [.10]
.05 1.3
(SEE NOTE 7)
NOTES:
1.
C
REPRESENTS A CRITICAL DIMENSION.
2. MAXIMUM CUT FLASH: .010[.25].
3. MINIMUM PUSHOUT FORCE: 2 LB.
4. MAXIMUM PIN ROTATION IN BODY: 2°.
5. SHEAR TAILS TO DIMENSION SHOWN.
6. MAXIMUM BURR ALLOWANCE: .003[.08]
7. MEASURED AT BEND RADIUS.
8. TUBE POSITIONS -05 AND GREATER; LAYER
PACKAGE POSITIONS -02 THRU -04.
9. -P OPTION: TUBE POSITIONS -07 THRU -50;
ALL OTHERS, TAPE & REEL ONLY.
10. DUE TO HIGH AMOUNT OF INSERTION FORCE
NEEDED, THE -LC OPTION IS NOT COMPATIBLE
WITH AUTO PLACEMENT. SAMTEC RECOMENDS
MANUAL PLACEMENT FOR ALL ASSEMBLIES
WITH THE -LC OPTION.
FIG 1
FTR-1XX-XX-D SHOWN
.2960 7.518 REF
UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN INCHES.
TOLERANCES ARE:
.X: .1 [2.5]
.XX: .01 [.3]
2
.XXX: .005 [.13]
.XXXX: .0020 [.051]
MATERIAL:
PROPRIETARY NOTE
THIS DOCUMENT CONTAINS INFORMATION
CONFIDENTIAL AND PROPRIETARY TO
SAMTEC, INC. AND SHALL NOT BE REPRODUCED
OR TRANSFERRED TO OTHER DOCUMENTS OR
DISCLOSED TO OTHERS OR USED FOR ANY
PURPOSE OTHER THAN THAT WHICH IT WAS
OBTAINED WITHOUT THE EXPRESSED WRITTEN
CONSENT OF SAMTEC, INC.
DECIMALS
ANGLES
520 PARK EAST BLVD, NEW ALBANY, IN 47150
PHONE: 812-944-6733
FAX: 812-948-5047
e-Mail info@SAMTEC.com
code 55322
DESCRIPTION:
DWG. NO.
DO NOT SCALE DRAWING
SHEET SCALE: 2:1
INSULATOR: LCP, UL 94 VO, COLOR: BLACK
TERMINAL: PHOS BRONZE
HI-TEMP TERMINAL MICRO-STRIP (DOUBLE ROW)
FTR-1XX-XX-XX-D-XX-XX
12/12/2000
SHEET
1
OF
2
F:\DWG\MISC\MKTG\FTR-1XX-XX-XX-D-XX-XX-MKT.SLDDRW
BY:
DEAN P
A puzzled question in CCS
Hey guys, I'm a newbie and I have a question I don't understand.After creating a new project and adding *.lib and *.c files, the program can run normally. Why do I need to add *.asm and *.cmd? And if ...
paddydong Analogue and Mixed Signal
Analog Electronics Course Selection Test
Watch the courses on the course list...
amperhong TI Technology Forum
About SPI mode setting
For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?...
shijizai 51mcu
[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed
InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er...
eeleader FPGA/CPLD
Is there anyone who has ported the FLASH player to WINCE?
As the title says, if anyone has this question, please contact QQ: 414858335...
eddy326 Embedded System
Summary of works participating in the "Willful DIY" activity
[font=微软雅黑][size=3]This post is a collection of works participating in the "任性DIY" event. If you haven't participated in the event yet, hurry up and join us! [/size][/font][font=微软雅黑][size=3] [/size][...
eric_wang DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1592  1993  302  399  1013  33  41  7  9  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号