DPS128X16Y3-10I datasheet, PDF

DPS128X16Y3-10I: DescriptionSRAM Module, 256KX8, 100ns, CMOS, CQCC48, LEADLESS, SLCC-48; Categorystorage storage; File Size220KB，10 Pages; ManufacturerB&B Electronics Manufacturing Company

Download Datasheet Parametric View All

DPS128X16Y3-10I Overview

SRAM Module, 256KX8, 100ns, CMOS, CQCC48, LEADLESS, SLCC-48

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	LCC
package instruction	AQCCN, LCC48,.5X.87
Contacts	48
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Maximum access time	100 ns
Other features	USER CONFIGURABLE AS 128K X 16
I/O type	COMMON
JESD-30 code	R-CQCC-N48
JESD-609 code	e0
length	22.098 mm
memory density	2097152 bi
Memory IC Type	SRAM MODULE
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	48
word count	262144 words
character code	256000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX8
Output characteristics	3-STATE
Exportable	YES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	AQCCN
Encapsulate equivalent code	LCC48,.5X.87
Package shape	RECTANGULAR
Package form	CHIP CARRIER, PIGGYBACK
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.3434 mm
Maximum standby current	0.00017 A
Minimum standby current	2 V
Maximum slew rate	0.15 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
width	12.7 mm
Base Number Matches	1

FLUKE 106 modified to 107: [i=s]This post was last edited by qq849682862 on 2014-8-4 13:04[/i] I participated in the personal information change activity and was fortunate to get a FLUKE 106. Here, I would like to thank EEWORLD...; qq849682862 Integrated technical exchanges

【CN0252】16-Bit, 125 MSPS Single-Supply DC-Coupled Analog Front End for Bipolar Inputs: [b]Circuit Functionality and Benefits[/b]The circuit shown in Figure 1 solves a common problem encountered when interfacing bipolar input signals to differential input, low voltage analog-to-digital c...; EEWORLD社区 ADI Reference Circuit

Ask an embedded development question: Do I need to buy a development version to make my own program? Is there any simulation or real program?...; skdarkness Embedded System

【Altera SoC】Single-channel TDC design based on SOPC (3): [font=微软雅黑][size=4]Continue from previous post:[/size][/font] [font=微软雅黑][size=4] [/size][/font][url=https://bbs.eeworld.com.cn/thread-465441-1-1.html][font=微软雅黑][size=4]https://bbs.eeworld.com.cn/thr...; xiaomai516 FPGA/CPLD

High salary recruitment_Embedded project manager (wince): Our company is developing a new project and needs someone who has been engaged in developing applications using EVC under WINCE for many years and is very familiar with WINCE to lead our team. Work lo...; lijinhoo Embedded System

Signal synchronization: Dear heroes: I have made a system. The basic clock of FPGA is 16MHz, and there is a sysclk signal input externally. The sysclk signal is generated by counting the external clock crystal (20MHz). The s...; wangjian801213 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components