DPS128X16CI3-35I datasheet, PDF

Datasheet> All Categories > storage> storage> DPS128X16CI3-35I

DPS128X16CI3-35I: DescriptionSRAM Module, 128KX16, 35ns, CMOS, STACK, SLCC-48; Categorystorage storage; File Size576KB，10 Pages; ManufacturerB&B Electronics Manufacturing Company

Download Datasheet Parametric View All

DPS128X16CI3-35I Overview

SRAM Module, 128KX16, 35ns, CMOS, STACK, SLCC-48

DPS128X16CI3-35I Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	QIP
package instruction	AQIP, QUAD48,.9X.5,50
Contacts	48
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Maximum access time	35 ns
Other features	CONFIGURABLE AS 128K X 16
Spare memory width	8
I/O type	COMMON
JESD-30 code	R-XQIP-T48
JESD-609 code	e0
memory density	2097152 bi
Memory IC Type	SRAM MODULE
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	48
word count	131072 words
character code	128000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX16
Output characteristics	3-STATE
Exportable	YES
Package body material	UNSPECIFIED
encapsulated code	AQIP
Encapsulate equivalent code	QUAD48,.9X.5,50
Package shape	RECTANGULAR
Package form	IN-LINE, PIGGYBACK
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.3434 mm
Maximum standby current	0.0008 A
Minimum standby current	2 V
Maximum slew rate	0.28 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	1.27 mm
Terminal location	QUAD
width	12.7 mm
Base Number Matches	1

Preview

Download Datasheet

View All

256Kx8/128Kx16, 20 - 45ns, STACK/PGA

30A097-32

2 Megabit High Speed CMOS SRAM

DPS128X16Cn3/DPS128X16Bn3

DESCRIPTION:

The DPS128X16Cn3/DPS128X16Bn3 High Speed SRAM ‘’STACK’’

modules are a revolutionary new memory subsystem using Dense-Pac

Microsystems’ ceramic Stackable Leadless Chip Carriers (SLCC).

Available in straight leaded, ‘’J’’ leaded or gullwing leaded packages, or

mounted on a 50-pin PGA co-fired ceramic substrate. The module

packs 2-Megabits of low-power CMOS static RAM in an area as small

as 0.463 in

, while maintaining a total height as low as 0.171 inches.

The DPS128X16Cn3/DPS128X16Bn3 STACK modules contain two

individual 128K x 8 SRAMs, each packaged in a hermetically sealed

SLCC, making the modules suitable for commercial, industrial and

military applications.

The DPS128X16Bn3 has one active low Chip Enable (CE) and while the

DPS128X16Cn3 an active low Chip Enable (CE) and an active high

Select Line (SEL).

By using SLCCs, the ‘’Stack’’ family of modules offer a higher board

density of memory than available with conventional through-hole,

surface mount or hybrid techniques.

SLCC Stack

Straight Leaded

Stack

FEATURES:

•

Organizations Available: 128Kx16 or 256Kx8

Access Times: 20, 25, 30, 35, 45ns

Fully Static Operation - No clock or refresh required

Single +5V Power Supply,

10% Tolerance

TTL Compatible

Common Data Inputs and Outputs

Low Data Retention Voltage: 2.0V min.

Packages Available:

48 - Pin SLCC Stack

48 - Pin Straight Leaded Stack

48 - Pin ‘’J’’ Leaded Stack

48 - Pin Gullwing Leaded Stack

50 - Pin PGA Dense-Stack

‘’J’’ Leaded

Stack

Dense-Stack

Gullwing

Leaded Stack

30A097-32

REV. G

This document contains information on a product that is currently released

to production at Dense-Pac Microsystems, Inc. Dense-Pac reserves the

right to change products or specifications herein without prior notice.

Recommended Resources

AC bridge circuit for inductive sensors

Zero drift circuit

Linear Adjustable Regulator Diagram

Water cutoff alarm circuit

Telephone and fax machine protection circuit diagram

Requesting Chinese information on AD620: Hello everyone, does anyone have the Chinese information of AD620? I need it urgently. Thank you for your help....; chenmin Analog electronics

List of WIFI 2.4G and 5G channels in various regions of the world: Americas (FCC) 2.412 ~ 2.462 GHz: 11 channels 5.15 ~ 5.35 GHz, 5.725 ~ 5.825 GHz; 12 channels China 2.412 ~ 2.472 GHz: 13 channels 5.725 ~ 5.825 GHz; 13 channels ~ 5.825 GHz: 4 channels[/font][/color]...; Jacktang RF/Wirelessly

Detailed analysis of the improvement of the software and hardware architecture of the ARM embedded minimum system: [p=30, null, left][color=rgb(34, 34, 34)][font="][size=3] With the rapid development of embedded-related technologies, the functions of embedded systems are becoming more and more powerful, and the ap...; Jacktang Microcontroller MCU

【Book Collection】Relay Circuit Structure Principle: ...; wzt Industrial Control Electronics

[Help] How does CC2540 broadcast the MAC address in the radio?: Dear experts, how can I broadcast the mac address in the broadcast? My idea is to get the mac address first, and then add the mac address to scanRspData[]? But when I use GAPRole_GetParameter, it can ...; hamo1025 Wireless Connectivity

Make a stopwatch (range 0-59.99 seconds: [color=rgb(0, 0, 0)][font=宋体][size=10pt]Make a stopwatch (range 0-59.99 seconds) with two decimal places. Press key 1 to start and stop counting, and key 2 to clear. [/size][/font][/color][color=rgb(0...; 花开一夏 51mcu

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components