530MB216M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MB216M000DGR

530MB216M000DGR: DescriptionLVPECL Output Clock Oscillator, 216MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB216M000DGR Overview

LVPECL Output Clock Oscillator, 216MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB216M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	216 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

HY-2 audio application circuit

Double-arm rectifier module single-phase full-wave rectifier circuit

RCC mode switching power supply circuit diagram

Digital display experimental power supply circuit diagram

Digital oscillator circuit diagram controlled by potentiometer

555 clock controlled timing operation power-saving socket circuit

Classic - FPGA Hardware Semantics: Classic - FPGA Hardware Semantics...; wxj1952 FPGA/CPLD

[GD32L233C-START Review] 2. Transplantation of rtthread + finsh components: [i=s]This post was last edited by emmnn on 2022-1-29 11:10[/i]Preface It has been more than two weeks since my last post. I just got home and rested for two days. I remembered the review and took out ...; emmnn GD32 MCU

Transfer a de2-70 board: Brand new, I bought it for my own project before, but I didn't use it. If you need it, please add QQ: 7030006, the price is 2000, it can be used for interviews in Shanghai...; duanwuyu FPGA/CPLD

SAM R21 cannot be downloaded: Since Atmel Studio 6.2 has many routines, I have been using the onboard EDBG emulator. I was debugging APPS_PEER2PEER1 all day yesterday. Everything was normal at the company in the afternoon. When I ...; pleasemissme MCU

Learn TI multi-core DSP easily (2): Clock configuration of TMS320C6678: [size=4][color=#0000ff][b]This article was published by the author on EEworld (bbs.eeworld.com.cn). Please do not reprint without the permission of EEworld. [/b][/color][/size] When designing MCU and ...; besk DSP and ARM Processors

Verilog introductory book sharing: I'm sending you a pdf book, maybe it can be useful to some people. I've read most of it, and I think it's pretty good! Share it. It's too troublesome to describe it, you can download the pictures and ...; secretgarden FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components