EEWORLDEEWORLDEEWORLD

Part Number

Search

530HA230M000DGR

Description
CMOS/TTL Output Clock Oscillator, 230MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530HA230M000DGR Overview

CMOS/TTL Output Clock Oscillator, 230MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HA230M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency230 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Are variables always equal to 0 in IAR debugging?
I am new to IAR. I downloaded 8.30. During debugging, I found that the variables in the watch are always 0. Please help me....
sxbug MCU
How to read the ID in EPCs in fpga
I use epcs M25p16 in my altera epcs6E22. I want to encrypt my system. M25P16 has a unique ID. If I can read it, I can encrypt it. But I don't know how to read it in FPGA. The datasheet says this: [col...
liwenz FPGA/CPLD
Analysis of the application of NTC thermistor in power circuit
[align=center][color=rgb(85, 85, 85)][font=微软雅黑][size=12px][img]http://www.hiecube.com/uploadfile/b/hIViMXqXSxoYRdTccNtp.jpg[/img][/size][/font][/color][/align] [color=rgb(85, 85, 85)][font=微软雅黑][size...
tgd343310381 Power technology
DAC Timing
[i=s] This post was last edited by wzp2007 on 2016-7-15 11:28 [/i] I am new to FPGA and not familiar with it. The attached picture is the timing of DAC2904. How do I write the driver timing? Does anyo...
wzp2007 FPGA/CPLD
NetEase will take over World of Warcraft in June. Where will you go from here?
On June 8, NetEase will replace The9 as the designated operator of World of Warcraft in mainland China, and the handover between the two is full of predictable gunpowder smell... World of Warcraft, as...
clark Talking
EEWORLD University ---- Cyclone V——Now available, the most suitable circuit board for you
Cyclone V - Now Available, the Best Board for You : https://training.eeworld.com.cn/course/2110Cyclone V - Available Now, the Best Board for You...
chenyy FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2819  1887  1298  220  364  57  38  27  5  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号