EEWORLDEEWORLDEEWORLD

Part Number

Search

BUS-65142-270

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, KOVAR, QIP-78
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size247KB,26 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BUS-65142-270 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, KOVAR, QIP-78

BUS-65142-270 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerData Device Corporation
Parts packaging codeQFP
package instructionQIP, QUIP78B,1.5/1.7
Contacts78
Reach Compliance Codeunknown
Address bus width11
boundary scanNO
maximum clock frequency16 MHz
letter of agreementMIL STD 1553
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeR-XQIP-P78
JESD-609 codee0
low power modeNO
Number of serial I/Os2
Number of terminals78
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialUNSPECIFIED
encapsulated codeQIP
Encapsulate equivalent codeQUIP78B,1.5/1.7
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5,-15 V
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height6.35 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width41.91 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
BU-65142 and BUS-65142 SERIES*
MIL-STD-1553 DUAL REDUNDANT
REMOTE TERMINAL HYBRID
DESCRIPTION
The BUS-65142 Series is a com-
plete dual redundant MIL-STD-
1553 Remote Terminal Unit (RTU).
The device is based upon two DDC
custom ICs, which includes two
monolithic bi-polar low power trans-
ceivers and one CMOS protocol
containing data buffers and timing
control logic. It supports all 13 mode
codes for dual redundant operation,
any combination of which can be ille-
galized.
Parallel data transfers are accom-
plished with a DMA type handshak-
ing, compatible with most CPU
types. Data transfers to/from mem-
ory are simplified by the latched
command word and word count out-
puts.
Error detection and recovery are
enhanced by BUS-65142 Series spe-
cial features. A 14-bit built-in-test
word register stores RTU information,
and sends it to the Bus Controller in
response to the Mode Command
Transmit Bit Word. The BUS-65142
Series performs continuous on-line
wraparound self-test, and provides
four error flags to the host CPU.
Inputs are provided for host CPU con-
trol of 6 bits of the RTU Status Word.
Its
small
hermetic
package,
-55°C to +125°C operating tempera-
ture range, and complete RTU opera-
tion make the BUS-65142 ideal for
most MIL-STD-1553 applications
requiring hardware or microprocessor
subsystems.
FEATURES
Complete Integrated Remote
Terminal Including:
–Dual Low-Power Transceivers
–Complete RT Protocol
Multiple Ordering Options;
+5V (Only), +5V/-15V, and +5V/-12V
Direct Interface to Systems With
No Processor
Radiation Tolerant Version
Available
Space Qualified Version Available
High Reliability Screening Available
*
(Note:
BUS-65142 is NOT recommended for new design, use BU-61703/05 Simple System RT for new designs.
BU-65142 is NOT recommended for new design, consult factory or local representative for more information)
DATA
BUS A
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
BUFFER
DB0-DB15
BUF ENA
DTREQ
DTGRT
DTACK
DTSTR
R/W
WATCHDOG
TIMEOUT
TRANSFER
CONTROLS
DATA
BUS B
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
CURRENT
WORD
COUNTER
PROTOCOL
SEQUENCER
AND
CONTROL
LOGIC
M
U
X
A0-A4
A5-A10
DAT/CMD
ILL CMD (ME)
SS REQ
ADBC
RT FLAG
SS BUSY
SS FLAG
MESS ERR
RT FAIL
HS FAIL
RTADD ERR
NBGT
INCMD
BITEN
STATEN
GBR
COMMAND
LATCH
RT ADDRESS
+
PARITY
STATUS
REGISTER
16 MHz CLOCK
ERROR FLAGS
TIMING FLAGS
DDC CUSTOM CHIP
FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM
©
1988, 1999 Data Device Corporation
Some simple conceptual questions about Xilinx microblaze
[size=5]Question 1: When adding GPIO in microblaze, what are the differences between the following three sub-options AXI General Purpose IO, LMB I/O Module, and XPS General Purpose IO? [/size][size=5]...
hjl240 FPGA/CPLD
Urgently seeking: All contents of the airline ticket booking system!
Including database design, detailed design specifications, test plan, test analysis report...
cykyelec Embedded System
uClinux system transplantation and implementation of web-server based on FPGA[2]
uClinux system transplantation based on FPGA and implementation of web-server[2] 2. Embedding uClinux under Linux This article mainly talks about the embedding of uClinux (2.6.26) under Linux system (...
lammy Linux and Android
Assembler base conversion program
MCS-51 single-chip hexadecimal decimal conversion assembly source program RW0 equ 0x08 RW1 equ 0x09 RW2 equ 0x0A RW3 equ 0x0B RW4 equ 0x0C RW5 equ 0x0D RW6 equ 0x0E RW7 equ 0x0F U_byte equ 0x10 ; high...
wuquan-1230 MCU
Parameter configuration method for pin multiplexing of i.MX6UL development board (PINMUX)
NXP Cortex-A7 [/size][/font][/color][color=rgb(48, 48, 48)][url=http://www.forlinx.com/69.htm][font=微软雅黑][size=12px]i.MX6UltraLite[/size][/font][/url][/color][color=rgb(48, 48, 48)][font=微软雅黑][size=12...
flseo ARM Technology
RC Circuit Analysis
...
蓝猫淘气 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1023  1049  2280  685  1464  21  22  46  14  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号