LXT974BHC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> LXT974BHC

LXT974BHC: DescriptionEthernet Transceiver, PQFP160, PLASTIC, QFP-160; CategoryWireless rf/communication Telecom circuit; File Size1MB，74 Pages; ManufacturerCortina Systems Inc

Download Datasheet Parametric Compare View All

LXT974BHC Overview

Ethernet Transceiver, PQFP160, PLASTIC, QFP-160

LXT974BHC Parametric

Parameter Name	Attribute value
Maker	Cortina Systems Inc
Parts packaging code	QFP
package instruction	QFP,
Contacts	160
Reach Compliance Code	unknown
JESD-30 code	S-PQFP-G160
length	28 mm
Number of functions	4
Number of terminals	160
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Certification status	Not Qualified
Maximum seat height	4.07 mm
Nominal supply voltage	5 V
surface mount	YES
Telecom integrated circuit types	ETHERNET TRANSCEIVER
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	28 mm

Preview

Download Datasheet

View All

LXT974/LXT975

Fast Ethernet 10/100 Quad Transceivers

Datasheet

The LXT974 and LXT975 are four-port PHY Fast Ethernet Transceivers which support IEEE

802.3 physical layer applications at both 10 Mbps and 100 Mbps. They provide all of the active

circuitry to interface four 802.3 Media Independent Interface (MII) compliant controllers to

10BASE-T and/or 100BASE-TX media.

This data sheet applies to all versions of the LXT974 and LXT975 products including

LXT974A, LXT974B, LXT975A, and LXT975B. As a result of product changes, Revision 4

parts are labeled LXT974B and LXT975B. Revision 3 parts are labeled LXT974A and

LXT975A. The differences in these product revisions are described in the LXT974/975

Specification Update.

All four ports on the LXT974 provide a combination twisted-pair (TP) or pseudo-ECL (PECL)

interface for a 10/100BASE-TX or 100BASE-FX connection.

The LXT975 is pin compatible with the LXT974 except for the network ports. The LXT975 is

optimized for dual-high stacked RJ-45 modular applications and provides a twisted-pair

interface on every port, but the PECL interface on only two.

The LXT974/975 provides three separate LED drivers for each of the four PHY ports and a

serial LED interface. In addition to standard Ethernet, each chip supports full- duplex operation

at 10 Mbps and 100 Mbps. The LXT974/975 requires only a single 5V power supply. The MII

may be operated independently with either a 3.3V or 5V supply.

Applications

10BASE-T, 10/100-TX, or 100BASE-

FX Switches and multi-port NICs.

LXT975 optimized for dual-high stacked

modular RJ-45 applications.

Product Features

Four independent IEEE 802.3-

compliant 10BASE-T or 100BASE-

TX ports in a single chip.

100BASE-FX fiber-optic capable.

Standard CSMA/CD or full-duplex

operation.

Supports auto-negotiation and legacy

systems without auto-negotiation

capability.

Baseline wander correction.

100BASE-TX line performance over

130 meters.

Configurable LED drivers and serial LED output.

Configurable through MII serial port or via

external control pins.

Available in 160-pin PQFP with heat spreader.

Commercial temperature range (0-70

ambient).

Part numbers:

— LXT974AHC

— LXT974BHC

— LXT975AHC

— LXT975BHC

As of January 15, 2001, this document replaces the Level One document

LXT974/LXT975 Fast Ethernet 10/100 Quad Transceivers.

Order Number: 249274-001

January 2001

Fast Ethernet 10/100 Quad Transceivers — LXT974/LXT975

Contents

1.0

2.0

Pin Assignments and Signal Descriptions

....................................................10

Functional Description

...........................................................................................19

2.1

2.2

Introduction..........................................................................................................19

Network Media / Protocol Support.......................................................................20

2.2.1 10/100 Mbps Network Interface .............................................................20

2.2.1.1 Twisted-Pair Interface ...............................................................20

2.2.1.2 Fiber Interface ...........................................................................21

2.2.2 MII Interface ...........................................................................................21

2.2.2.1 MII Data Interface......................................................................21

2.2.2.2 MII Management Interface ........................................................24

2.2.3 Hardware Control Interface ....................................................................25

Initialization..........................................................................................................27

2.3.1 MDIO Control Mode ...............................................................................27

2.3.2 Manual Control Mode .............................................................................27

2.3.3 Link Configuration ..................................................................................28

Auto-Negotiation..................................................................................................29

2.4.1 Parallel Detection ...................................................................................29

2.4.2 Controlling Auto-Negotiation ..................................................................29

2.4.3 Monitoring Auto-Negotiation...................................................................29

100 Mbps Operation............................................................................................30

2.5.1 100BASE-X MII Operations....................................................................30

2.5.2 100BASE-X Network Operations ...........................................................30

2.5.3 100BASE-X Protocol Sublayer Operations ............................................33

2.5.4 PCS Sublayer .........................................................................................33

2.5.4.1 Preamble Handling ....................................................................33

2.5.4.2 Data Errors ................................................................................34

2.5.4.3 Collision Indication ....................................................................34

2.5.5 PMA Sublayer ........................................................................................35

2.5.5.1 Link ............................................................................................35

2.5.5.2 Link Failure Override .................................................................35

2.5.5.3 Carrier Sense (CRS) .................................................................35

2.5.6 Twisted-Pair PMD Sublayer ...................................................................35

2.5.6.1 Scrambler/Descrambler (100TX Only) ......................................35

2.5.6.2 Baseline Wander Correction .....................................................36

2.5.6.3 Polarity Correction .....................................................................36

2.5.7 Fiber PMD Sublayer ...............................................................................36

10 Mbps Operation..............................................................................................36

2.6.1 10BASE-T MII Operation........................................................................36

2.6.2 10BASE-T Network Operations..............................................................36

2.6.2.1 Preamble Handling ....................................................................37

2.6.2.2 Link Test....................................................................................37

2.6.2.3 Link Failure ................................................................................37

2.6.2.4 SQE (Heartbeat)........................................................................37

2.6.2.5 Jabber .......................................................................................37

LED Functions.....................................................................................................37

2.7.1 Serial LED Output ..................................................................................38

2.3

2.4

2.5

2.6

2.7

Datasheet

LXT974/LXT975 — Fast Ethernet 10/100 Quad Transceivers

2.8

Per Port LEDs ........................................................................................ 38

2.7.2.1 LEDn_0 ..................................................................................... 38

2.7.2.2 LEDn_1 ..................................................................................... 38

2.7.2.3 LEDn_2 ..................................................................................... 38

Operating Requirements ..................................................................................... 39

2.8.1 Power Requirements.............................................................................. 39

2.8.1.1 MII Power Requirements........................................................... 39

2.8.1.2 Low-Voltage Fault Detect .......................................................... 39

2.8.1.3 Power Down Mode .................................................................... 39

2.8.2 Clock Requirements ............................................................................... 39

Design Recommendations .................................................................................. 40

3.1.1 General Design Guidelines .................................................................... 40

3.1.2 Power Supply Filtering ........................................................................... 40

3.1.2.1 Ground Noise ............................................................................ 41

3.1.3 Power and Ground Plane Layout Considerations .................................. 41

3.1.3.1 Chassis Ground......................................................................... 41

3.1.4 MII Terminations .................................................................................... 41

3.1.5 The RBIAS Pin ....................................................................................... 42

3.1.6 The Twisted-Pair Interface ..................................................................... 42

3.1.7 The Fiber Interface................................................................................. 42

Magnetics Information......................................................................................... 43

3.2.1 Magnetics With Improved Return Loss Performance............................. 43

Twisted-Pair/ RJ-45 Interface.............................................................................. 44

2.7.2

3.0

Application Information

......................................................................................... 40

3.1

3.2

3.3

4.0

5.0

6.0

Test Specifications

.................................................................................................. 50

................................................................................................ 63

Package Specification

............................................................................................ 73

Datasheet

Fast Ethernet 10/100 Quad Transceivers — LXT974/LXT975

Figures

LXT974/975 Block Diagram .................................................................................. 9

LXT974 Pin Assignments ...................................................................................10

LXT975 Pin Assignments ...................................................................................12

LXT974 Switch Application .................................................................................19

LXT975 Switch Application .................................................................................20

MII Data Interface ...............................................................................................22

Loopback Paths ..................................................................................................24

Management Interface - Read Frame Structure .................................................25

Management Interface - Write Frame Structure .................................................25

MDIO Interrupt Signaling ....................................................................................25

Hardware Interface Mode Selection ...................................................................28

LXT974/975 Auto-Negotiation Operation ...........................................................30

100BASE-TX Data Flow .....................................................................................31

100BASE-TX Frame Structure ...........................................................................31

LXT974/975 Protocol Sublayers .........................................................................33

100BASE-TX Reception with No Errors .............................................................34

100BASE-TX Reception with Invalid Symbol .....................................................34

100BASE-TX Transmission with No Errors ........................................................34

100BASE-TX Transmission with Collision ..........................................................34

Typical LXT974 Twisted-Pair Single RJ-45 Modular Application .......................44

Typical LXT975 Twisted-Pair Stacked RJ-45 Modular Application ....................45

LXT974/975 Power and Ground Connections ....................................................46

Typical Twisted-Pair Interface and Supply Filtering ...........................................47

Typical Fiber Interface ........................................................................................48

Typical MII Interface ...........................................................................................49

MII - 100BASE-TX Receive Timing ....................................................................53

MII - 100BASE-TX Transmit Timing ...................................................................54

MII - 100BASE-FX Receive Timing ....................................................................55

MII - 100BASE-FX Transmit Timing ...................................................................56

MII - 10BASE-T Receive Timing ........................................................................57

MII - 10BASE-T Transmit Timing .......................................................................58

10BASE-T SQE (Heartbeat) Timing ...................................................................58

10BASE-T Jab and Unjab Timing ......................................................................59

Auto Negotiation and Fast Link Pulse Timing ....................................................60

Fast Link Pulse Timing .......................................................................................60

MDIO Timing when Sourced by STA .................................................................61

MDIO Timing When Sourced by PHY ................................................................61

Power Down Timing ...........................................................................................62

Serial LED Timing ..............................................................................................62

PHY Identifier Bit Mapping ..................................................................................66

LXT974/975 Package Specification ...................................................................73

Datasheet

LXT974BHC Related Products

	LXT974BHC	LXT975AHC	LXT975BHC	LXT974AHC
Description	Ethernet Transceiver, PQFP160, PLASTIC, QFP-160	Ethernet Transceiver, PQFP160, PLASTIC, QFP-160	Ethernet Transceiver, PQFP160, PLASTIC, QFP-160	Ethernet Transceiver, PQFP160, PLASTIC, QFP-160
Maker	Cortina Systems Inc	Cortina Systems Inc	Cortina Systems Inc	Cortina Systems Inc
Parts packaging code	QFP	QFP	QFP	QFP
package instruction	QFP,	QFP,	QFP,	QFP,
Contacts	160	160	160	160
Reach Compliance Code	unknown	unknown	unknown	unknow
JESD-30 code	S-PQFP-G160	S-PQFP-G160	S-PQFP-G160	S-PQFP-G160
length	28 mm	28 mm	28 mm	28 mm
Number of functions	4	4	4	4
Number of terminals	160	160	160	160
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QFP	QFP	QFP	QFP
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK	FLATPACK	FLATPACK	FLATPACK
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.07 mm	4.07 mm	4.07 mm	4.07 mm
Nominal supply voltage	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES
Telecom integrated circuit types	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	0.65 mm	0.65 mm
Terminal location	QUAD	QUAD	QUAD	QUAD
width	28 mm	28 mm	28 mm	28 mm

Recommended Resources

Ordinary thyristor single-wire control circuit

Negative voltage slope nickel-cadmium battery charger circuit diagram

Positive and negative 2.5V reference source circuit

Safe and practical charger

Photoelectric isolation circuit between TTL circuit and relay circuit

Speed warning circuit

Application of IA4420 in two-way wireless anti-theft system: IA4420/21 is a RF transceiver chip launched by Integration Associates. IA4420 works in the 315/433/868/915MHz frequency band, and IA4421 works in the 433/868/915MHz frequency band. The chip has an ope...; rain MCU

adsv1.2 for arm new project has problems? Hope you can help: If anyone knows the following question, please help me solve it. I will be very grateful. I created a new project file with adsv1.2 and an error message "error:All50E:Bad symbol start.s line 635" appe...; hellomcu ARM Technology

[Closed] [Inquiry Post] 3.5-inch TFT touch screen: 1. Group leader registration number: individual 001 2. Brand: Treasure (new and original) 260,000 colors3. Group purchase price: 50-100 pieces: 38 yuan, 100-200 pieces: 35 yuan, more than 200 pieces: ...; wanghongyang Buy&Sell

How to modify the spacing between cross copper in AD10: As shown in the figure, how to modify the spacing between the cross copper plating is to widen the spacing...; Ashley_Hu PCB Design

Principle of MCU reset: The reset circuit of the microcontroller puts the microcontroller into a reset state. The reset operation can complete the initialization of the microcontroller and can also restart the microcontrolle...; 火辣西米秀 Microcontroller MCU

Good resources of the week (PCB category) February 5th week: {:1_102:}I will push these resources every Monday. I hope they can help you. [url=https://download.eeworld.com.cn/detail/xianghengxin/560008]100 Questions on PCB Design.pdf[/url] [url=https://download...; okhxyyo PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components