EEWORLDEEWORLDEEWORLD

Part Number

Search

TS87C51RD2-LJMB

Description
Microcontroller, 8-Bit, OTPROM, 30MHz, CMOS, PQFP64, 1.40 MM HEIGHT, VQFP-64
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size903KB,74 Pages
ManufacturerAtmel (Microchip)
Environmental Compliance  
Download Datasheet Parametric View All

TS87C51RD2-LJMB Overview

Microcontroller, 8-Bit, OTPROM, 30MHz, CMOS, PQFP64, 1.40 MM HEIGHT, VQFP-64

TS87C51RD2-LJMB Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAtmel (Microchip)
Parts packaging codeQFP
package instructionLFQFP,
Contacts64
Reach Compliance Codecompliant
ECCN code3A991.A.2
Has ADCNO
Address bus width16
bit size8
maximum clock frequency30 MHz
DAC channelNO
DMA channelNO
External data bus width8
JESD-30 codeS-PQFP-G64
JESD-609 codee3
length10 mm
Number of I/O lines48
Number of terminals64
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
ROM programmabilityOTPROM
Maximum seat height1.6 mm
speed30 MHz
Maximum supply voltage5.5 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width10 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER
TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
High Performance 8-bit Microcontrollers
1. Description
Atmel Wireless & Microcontrollers TS80C51Rx2 is high
performance CMOS ROM, OTP, EPROM and ROMless
versions of the 80C51 CMOS single chip 8-bit
microcontroller.
The TS80C51Rx2 retains all features of the 80C51 with
extended ROM/EPROM capacity (16/32/64 Kbytes), 256
bytes of internal RAM, a 7-source , 4-level interrupt
system, an on-chip oscilator and three timer/counters.
In addition, the TS80C51Rx2 has a Programmable
Counter Array, an XRAM of 256 or 768 bytes, a
Hardware Watchdog Timer, a more versatile serial
channel that facilitates multiprocessor communication
(EUART) and a X2 speed improvement mechanism.
The fully static design of the TS80C51Rx2 allows to
reduce system power consumption by bringing the clock
frequency down to any value, even DC, without loss of
data.
The TS80C51Rx2 has 2 software-selectable modes of
reduced activity for further reduction in power
consumption. In the idle mode the CPU is frozen while
the timers, the serial port and the interrupt system are still
operating. In the power-down mode the RAM is saved
and all other functions are inoperative.
2. Features
80C52 Compatible
8051 pin and instruction compatible
Four 8-bit I/O ports
Three 16-bit timer/counters
256 bytes scratchpad RAM
High-Speed Architecture
40 MHz @ 5V, 30MHz @ 3V
X2 Speed Improvement capability (6 clocks/
machine cycle)
30 MHz @ 5V, 20 MHz @ 3V (Equivalent to
60 MHz @ 5V, 40 MHz @ 3V)
Dual Data Pointer
Hardware Watchdog Timer (One-time enabled with
Reset-Out)
2 extra 8-bit I/O ports available on RD2 with high
pin count packages
Asynchronous port reset
Interrupt Structure with
7 Interrupt sources,
4 level priority interrupt system
Full duplex Enhanced UART
Framing error detection
Automatic address recognition
Low EMI (inhibit ALE)
On-chip ROM/EPROM (16K-bytes, 32K-bytes, 64K-
bytes)
Power Control modes
Idle mode
Power-down mode
Power-off Flag
Once mode (On-chip Emulation)
On-chip eXpanded RAM (XRAM) (256 or 768 bytes)
Programmable Clock Out and Up/Down Timer/
Counter 2
Programmable Counter Array with
High Speed Output,
Compare / Capture,
Pulse Width Modulator,
Watchdog Timer Capabilities
Power supply: 4.5-5V, 2.7-5.5V
Temperature ranges: Commercial (0 to 70
o
C) and
Industrial (-40 to 85
o
C)
Packages: PDIL40, PLCC44, VQFP44 1.4, CQPJ44
(window), CDIL40 (window), PLCC68, VQFP64
1.4, JLCC68 (window)
Rev. C - 06 March, 2001
1
Happy Goddess Day~~~~
Today is March 8th, I wish all female compatriots a happy Goddess Day~~~EE distributed holiday gifts to our female employees early in the morning. My mother-in-law has been out playing with her girlfr...
okhxyyo Talking
It’s almost noon... Why?
I'm a newbie in embedded system and I'm bored as hell at work. When it's almost noon, I get a headache and can't concentrate. It's not hypoglycemia, it seems like a conditioned reflex....
beyondioi Talking
What is the actual difference between boot from H0 and boot from flash?
[i=s]This post was last edited by linnakoko on 2015-3-16 15:25[/i] What is the actual difference between boot from H0 and boot from flash? In TI's official document SPRA958L "Running an Application fr...
linnakoko DSP and ARM Processors
How does a RISC core generally start execution?
How does a RISC core usually start up and execute the binary code compiled by the assembler and sent to its instruction memory? In other words, where does the hardware fetch the first instruction?...
水牛 FPGA/CPLD
Ripple Filtering Issues
The company has a product that uses a high-power stepper motor. The working current of the motor is about 300mA. Because it is a stepper motor, the ripple interference to the power supply is very larg...
ai.en Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2855  962  2590  2120  1556  58  20  53  43  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号