EEWORLDEEWORLDEEWORLD

Part Number

Search

UM-2-FREQ-3OT-STBY2-TOL5-AGE1-CL1-DL2

Description
Parallel - 3Rd Overtone Quartz Crystal, 25MHz Min, 75MHz Max
CategoryPassive components    Crystal/resonator   
File Size202KB,2 Pages
ManufacturerDaishinku Corp.
Websitehttp://www.kds.info/
Environmental Compliance  
Download Datasheet Parametric View All

UM-2-FREQ-3OT-STBY2-TOL5-AGE1-CL1-DL2 Overview

Parallel - 3Rd Overtone Quartz Crystal, 25MHz Min, 75MHz Max

UM-2-FREQ-3OT-STBY2-TOL5-AGE1-CL1-DL2 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerDaishinku Corp.
Reach Compliance Codeunknown
Ageing2 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level50 µW
frequency stability0.001%
frequency tolerance30 ppm
JESD-609 codee4
load capacitance12 pF
Manufacturer's serial numberUM-2
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency75 MHz
Minimum operating frequency25 MHz
Maximum operating temperature60 °C
Minimum operating temperature-10 °C
physical sizeL9.6XB3.5XH10 (mm)
surface mountNO
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
How can C# (v1.1) make a control transparent? C# (v2.0) can also do it
As the title says, I want to make labels, radiobuttons, panels and other controls transparent. Just like the effect of the transparent property on Windows XP. Not the alpha value. Not using a brush....
rende Embedded System
Daemon
Daemons run in the background and are not associated with any control terminal. Daemons usually run when the system starts. They run as the root user or other special users and handle some system-leve...
chenbingjy Linux and Android
Why don't I see anyone playing with UCOS-III?
Features of real-time multitasking operating system uCOS-III1.uCOS-III is a brand new real-time kernel, derived from the world's most popular real-time kernel uC/OS-II. In addition to providing a fami...
chenzhufly Real-time operating system RTOS
Design of multi-channel controllable pulse delay system based on FPGA
[font=Verdana][b]Design of multi-channel controllable pulse delay system based on FPGA[/b][/font] A multi-channel pulse delay system with a maximum resolution of 0.15 ns is designed by using digital a...
aimyself FPGA/CPLD
Exploring IT genes: Recording the internal control transformation of JA Solar
Abstract: In 2007, Shanghai JA Solar successfully listed on NASDAQ in less than a year and a half, taking advantage of the development of the photovoltaic industry. In recent years, the emerging photo...
weaver Energy Infrastructure?
About the connection problem between CCSV5 and MSP430F5529 development board
I just came into contact with this development environment and software. In the process of learning routines, I found that I could not download the program to the development board and there was a pro...
zi_mian Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 816  1850  1016  2306  1063  17  38  21  47  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号