EEWORLDEEWORLDEEWORLD

Part Number

Search

Z0853008DSE

Description
Serial I/O Controller, 2 Channel(s), 0.25MBps, CMOS, CDIP40, CERDIP-40
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size294KB,9 Pages
ManufacturerZilog, Inc.
Websitehttps://www.zilog.com/
Download Datasheet Parametric Compare View All

Z0853008DSE Overview

Serial I/O Controller, 2 Channel(s), 0.25MBps, CMOS, CDIP40, CERDIP-40

Z0853008DSE Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerZilog, Inc.
Parts packaging codeDIP
package instructionDIP, DIP40,.6
Contacts40
Reach Compliance Codeunknown
boundary scanNO
maximum clock frequency8 MHz
letter of agreementASYNC, BIT; SYNC, BYTE; SYNC, HDLC; SYNC, SDLC; BISYNC
Data encoding/decoding methodsNRZ; NRZI; BIPH-MARK(FM1); BIPH-SPACE(FM0)
Maximum data transfer rate0.25 MBps
External data bus width8
JESD-30 codeR-GDIP-T40
JESD-609 codee0
low power modeNO
Number of serial I/Os2
Number of terminals40
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP40,.6
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Certification statusNot Qualified
Maximum seat height7.366 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width15.24 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, SERIAL
=
6HULDO &RPPXQLFDWLRQV
&RQWUROOHU
&XVWRPHU 3URFXUHPHQW 6SHFLILFDWLRQ
36
=L/2* :RUOGZLGH +HDGTXDUWHUV ‡  ( +DPLOWRQ $YHQXH ‡ &DPSEHOO &$ 
7HOHSKRQH  ‡ )D[  ‡
ZZZ=L/2*FRP

Z0853008DSE Related Products

Z0853008DSE Z0853006VSC
Description Serial I/O Controller, 2 Channel(s), 0.25MBps, CMOS, CDIP40, CERDIP-40 Serial I/O Controller, 2 Channel(s), 0.25MBps, CMOS, PQCC44, PLASTIC, LCC-44
Is it Rohs certified? incompatible incompatible
Maker Zilog, Inc. Zilog, Inc.
Parts packaging code DIP LCC
package instruction DIP, DIP40,.6 QCCJ, LDCC44,.7SQ
Contacts 40 44
Reach Compliance Code unknown unknown
boundary scan NO NO
maximum clock frequency 8 MHz 6 MHz
letter of agreement ASYNC, BIT; SYNC, BYTE; SYNC, HDLC; SYNC, SDLC; BISYNC ASYNC, BIT; SYNC, BYTE; SYNC, HDLC; SYNC, SDLC; BISYNC
Data encoding/decoding methods NRZ; NRZI; BIPH-MARK(FM1); BIPH-SPACE(FM0) NRZ; NRZI; BIPH-MARK(FM1); BIPH-SPACE(FM0)
Maximum data transfer rate 0.25 MBps 0.25 MBps
External data bus width 8 8
JESD-30 code R-GDIP-T40 S-PQCC-J44
JESD-609 code e0 e0
low power mode NO NO
Number of serial I/Os 2 2
Number of terminals 40 44
Maximum operating temperature 70 °C 70 °C
Package body material CERAMIC, GLASS-SEALED PLASTIC/EPOXY
encapsulated code DIP QCCJ
Encapsulate equivalent code DIP40,.6 LDCC44,.7SQ
Package shape RECTANGULAR SQUARE
Package form IN-LINE CHIP CARRIER
power supply 5 V 5 V
Certification status Not Qualified Not Qualified
Maximum seat height 7.366 mm 4.57 mm
Maximum supply voltage 5.25 V 5.25 V
Minimum supply voltage 4.75 V 4.75 V
Nominal supply voltage 5 V 5 V
surface mount NO YES
technology CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE J BEND
Terminal pitch 2.54 mm 1.27 mm
Terminal location DUAL QUAD
width 15.24 mm 16.5862 mm
uPs/uCs/peripheral integrated circuit type SERIAL IO/COMMUNICATION CONTROLLER, SERIAL SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Urgent help!!! The data in the database is stored in a byte[] array
I want to divide the data of each cell in the data set into two byte arrays with high 8 bits and low 8 bits. My code is as follows: string[] strswt=new string[200]; byte[] strswth=new byte[200]; byte[...
pangxie Embedded System
【FPGA Code Learning】Multiplier
: Mathematical multiplication expression for multiplying three-digit numbers A1 A2 A3 * B1 B2 B3 ------------------------------------------- + B3A1 B3A2 B3A3 + B2A1 B2A2 B2A3 + B1A1 B1A2 B1A3 --------...
574433742 FPGA/CPLD
Regarding the operation of addresses under VxWorks?
Hello everyone, I have a question I would like to ask you: I use SBS PC104 board to make a data acquisition board. When testing the hardware, I use the lower ten bits of the address bus stored by two ...
kellycan Real-time operating system RTOS
[Learn Power from TI] Series --- Hybrid and Electric Vehicle Solutions Guide
[b][size=4][/size][/b]...
qwqwqw2088 Analogue and Mixed Signal
A must-read for power supply professionals: Complete set of knowledge on LED driver power supply 2
[size=4][b]Fourth, the matching of LED and LED driver power supply[/b] [/size] [size=4]We already know very clearly that there are only two types of LED driver power supply: [/size] [size=4]Constant c...
木犯001号 LED Zone
multiSIM 7 Trial Version Installer 109M
There are 7 in total, and we will continue to update tomorrow....
wzt FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2056  2670  365  2809  1478  42  54  8  57  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号