EEWORLDEEWORLDEEWORLD

Part Number

Search

TSPC750ACCIP266CE

Description
RISC Microprocessor, 32-Bit, 266MHz, CMOS, 2.54 MM PITCH, PCM, PGA-288
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size210KB,17 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric View All

TSPC750ACCIP266CE Overview

RISC Microprocessor, 32-Bit, 266MHz, CMOS, 2.54 MM PITCH, PCM, PGA-288

TSPC750ACCIP266CE Parametric

Parameter NameAttribute value
MakerAtmel (Microchip)
Parts packaging codePGA
package instruction,
Contacts288
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Address bus width32
bit size32
boundary scanYES
External data bus width64
Integrated cacheYES
JESD-30 codeR-XXMA-P288
Number of terminals288
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
speed266 MHz
Maximum supply voltage2.73 V
Minimum supply voltage2.47 V
Nominal supply voltage2.6 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formPIN/PEG
Terminal locationUNSPECIFIED
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR, RISC
TSPC750IP
Processor and Cache Module
DESCRIPTION
The Processor and Cache Module (PCM) is a 17 x 17 pin grid
array (PGA) circuit assembly which combines a PowerPCt
microprocessor and SRAM components into a CPU subsys-
tem. The PCM provides a standard mechanical, electrical, and
functional interface which can be socketed on a computer sys-
tem board and allows many combinations of processors and
optional components to be easily interchanged. This docu-
ment describes the general characteristics for a module con-
sisting of a single PowerPCt microprocessor and two SRAM
devices for L2 cache. The PCM packaging and PGA signal
definition also accomodates single processors without SRAM,
and multiple processors.
The PCM consists of an epoxy–glass (FR4) substrate which
adapts a processor in a ceramic ball grid array (CBGA) pac-
kage with 50 mil spacing to a 288–pin PGA with 100 mil spac-
ing that can be easily socketed and hence, easily upgraded.
The FR4 substrate can be extended beyond the area of the 17
x 17 pin grid array to provide an interconnect area for SRAM
components configured as closely coupled L2 cache. The
resulting PCM provides numerous flexible configurations of
processor and cache for various price/performance system
designs.
FR4 PCM on PGA 288 Interposer
I
N
60x Address
T
60x Data
E
R
60x Control
P
O
S
PLL_CFG
E
R
P
I
N
S
TSPC750
Processor
L2 Addr
L2 Data
L2 Control
L2–Cache
Memory
Chips
VID
PID
General
Support
Circuits
Simplified Block Diagram
April 1999
1/17
Who can provide TCC8900/TCC8901/TCC8902 development design drawings and PCB diagrams, WINCE6 BSP
Product application areas: * PVR PVR PMP dCHU* 7 DS * Portable Navigation Portable Navigation vF_ ?1|* | * Car AV / AVN Car AV / AVN Z5 +0?X 0i * Jukebox Rzb ] mM * H.264 related monitoring products, ...
queen Embedded System
If you understand tears(^ω^) you will understand life
Life always begins with one's own crying and ends with the tears of others. Medically, tears have the function of cleaning the eyeballs and are a stress response to external stimuli. From the time of ...
zhengidq Talking
Design single- and multi-position switches using TI Hall-effect sensors
[i=s]This post was last edited by qwqwqw2088 on 2020-12-9 08:11[/i]...
qwqwqw2088 Analogue and Mixed Signal
DRQFN and MQFN welding quality is comprehensively improved
With the continuous development of electronic components, components with bottom solder terminals are becoming more and more popular. DRQFN and MQFN are two typical components with bottom solder termi...
vayo123 PCB Design
If you say yes, it is yes. If you say no, it is no.
A: Shanghai, Shanghai, I am Shenzhen. We have suffered heavy losses. Please reply if you have received it. Please reply if you have received it... B: Shenzhen, Shenzhen, I am Shanghai. All of us have ...
zcgzanne Talking
【i.MX6ULL】Driver Development 9——Linux IO Model Analysis
In the previous two articles, whether using GPIO or interrupts, the application obtains the key value by loop reading, which will cause a high CPU usage. This article first introduces several I/O mode...
DDZZ669 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 832  233  1582  1286  853  17  5  32  26  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号