EEWORLDEEWORLDEEWORLD

Part Number

Search

TRU050GELCA50.000

Description
Phase Locked Loop, CMOS, CDSO16
CategoryAnalog mixed-signal IC    The signal circuit   
File Size247KB,8 Pages
ManufacturerDover Corporation
Download Datasheet Parametric View All

TRU050GELCA50.000 Overview

Phase Locked Loop, CMOS, CDSO16

TRU050GELCA50.000 Parametric

Parameter NameAttribute value
MakerDover Corporation
package instruction,
Reach Compliance Codeunknown
Analog Integrated Circuits - Other TypesPHASE LOCKED LOOP
JESD-30 codeR-CDSO-G16
Number of functions1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Certification statusNot Qualified
Maximum supply current (Isup)60 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal locationDUAL
Basic features of TI's C54xDSP
The digital signal processor (DSP) is designed to meet the needs of real-time computing of digital signals and can meet various application scenarios with large computing volume, complex calculations ...
Jacktang DSP and ARM Processors
Electronic combination lock
This one is a bit old, but still good to practice....
568760310 Wireless Connectivity
Is there a programmer that supports the MX23L1610 chip?
Is there a programmer that supports the MX23L1610 chip? How much does it cost? I need to buy one...
urmysuperstar Embedded System
Research on the Application of Internal Flash in DSP
1 前言TMS320F28xx DSP片内有128 K×16 bit字的Flash、两块4 K x16bit字的单周期访问RAM(SARAM)LO和L1、一块8 Kxl6 bit字的单周期访问RAM(SARAM)HO、两块1 Kxl6 bit字的单周期访问RAM(SARAM)M0和M1。由于存储器种类多、容量大,所以从系统的高度来配置各个存储器必须有合适的方法,而这些方法一般都与片内Flash有关...
空气 MCU
Results of the selection of the best works of the month in March 2013
[color=#ff0000][size=4]Congratulations to wangfuchong for winning the best project of the month in March 2013. [/size] [size=4]The reward he received is: 80 E coins (can be exchanged for JD coupons, e...
wstt Microcontroller MCU
Network cable quality tester based on TDR (time domain reflection)
The original "TDR (time domain reflection) network cable quality tester" based on ACTEL FPGA was re-implemented with Xilinx Spartan-6 LX9, and the human-machine interface was realized through its rich...
zhdphao FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2841  1241  1235  327  1481  58  25  7  30  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号