UT54ACS109-UVXR datasheet, PDF

UT54ACS109-UVXR: DescriptionJ-K Flip-Flop, 2-Func, Positive Edge Triggered, CMOS, CDFP16,; Categorylogic logic; File Size264KB，6 Pages; ManufacturerAeroflex; Websitehttp://www.aeroflex.com/

Download Datasheet Parametric View All

UT54ACS109-UVXR Overview

J-K Flip-Flop, 2-Func, Positive Edge Triggered, CMOS, CDFP16,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Aeroflex
package instruction	DFP, FL16,.3
Reach Compliance Code	unknown
JESD-30 code	R-XDFP-F16
JESD-609 code	e0
Logic integrated circuit type	J-K FLIP-FLOP
MaximumI(ol)	0.0001 A
Number of functions	2
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC
encapsulated code	DFP
Encapsulate equivalent code	FL16,.3
Package shape	RECTANGULAR
Package form	FLATPACK
power supply	5 V
Prop。Delay @ Nom-Sup	27 ns
Certification status	Not Qualified
Filter level	38535V;38534K;883S
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
total dose	100k Rad(Si) V
Trigger type	POSITIVE EDGE

Security learning: common cable transmission system diagram: Features of the cable transmission system: High frequency transmission, large capacity Simple wiring, easy maintenance Strong anti-interference, wide application Mature technology, high stability High...; xyh_521 Industrial Control Electronics

Why does the in-phase follower circuit self-excite?: I would like to ask: Why does the in-phase follower circuit self-excite? As shown in the figure, this op amp will self-excite, I don't know why? The solution is to add a large resistor at the input en...; 开车不刹车 Analog electronics

Accelerate FPGA Design Timing Closure Using Graphical-Based Physical Synthesis: Traditional synthesis techniques are increasingly unable to meet the needs of today's very large and complex FPGA designs implemented in 90nm and below process nodes. The problem is that traditional F...; eeleader FPGA/CPLD

Schematic diagram of high-purity condenser microphone: This is the schematic diagram of a high-purity sound condenser microphone. I would like to ask the masters for some advice....; huangxjle Analog electronics

Introduction to Project 3111: In the process of building a harmonious society and a well-off society in our country, safety is the hotspot that the public is most concerned about. Harmony must be accompanied by safety. The governm...; xyh_521 Industrial Control Electronics

How to calculate the voltage regulation and load regulation of a circuit?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:43[/i] [font=Arial][color=#7b7d72]Recently, when I was doing circuit design exercises, I encountered voltage regulation and load regulation. ...; shan_99 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components