EEWORLDEEWORLDEEWORLD

Part Number

Search

RSB3RM3012112

Description
15A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
CategoryThe connector   
File Size166KB,3 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

RSB3RM3012112 Overview

15A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

RSB3RM3012112 Parametric

Parameter NameAttribute value
MakerTE Connectivity
Reach Compliance Codeunknown
ECCN codeEAR99
Fastening methodSCREW
Manufacturer's serial numberRSB3
Installation typeBOARD
Number of layers1
Rows1
Number of channels30
Rated current15 A
Rated voltage300 V
safety certificateUL; CSA
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge14 AWG
Keithley KPCI-3100 Series Data Processing Board "Binding" DriverLINX
Today, we will use this application note to discuss high-speed data reading and synchronous data writing using DriverLINX on Keithley's KPCI-3100 series data processing boards. The KPCI-3100 series bo...
Jack_ma Test/Measurement
Screen detection problem
The screen detection program written in Verilog has the correct timing after simulation, but it is not correct after being installed on the board. Can any expert help me solve it? Thank you...
jek9528 Industrial Control Electronics
Recruiting senior hardware engineer (power supply) with an annual salary of 300,000
Annual salary of 300,000 yuan recruiting senior hardware engineer (power) Bachelor degree or above, more than eight years of work experience, at least able to use English for daily technical communica...
guoluren200907 Recruitment
EEWORLD University ---- Jixin STM32 Smart Car
Jixin STM32 Smart Car : https://training.eeworld.com.cn/course/5525Explain the design and production of smart cars based on STM32 in modules, and analyze the code...
木犯001号 DIY/Open Source Hardware
Show the WEBENCH design process + clock design output three sets of clock architecture solutions
[i=s]This post was last edited by qwqwqw2088 on 2014-7-29 16:24[/i] 1. Design topic: Clock design outputs three sets of clock schemes. Clock architecture scheme outputs 24MHz, 324MHz, 404MHz architect...
qwqwqw2088 Analogue and Mixed Signal
I'm currently studying AEC and SAC standards. Could anyone provide me with the latest versions?
求以下标准,希望哪位仁兄提供一二: AEC-Q001 Guidelines for Part Average Testing AEC-Q002 Guidelines for Statistical Yield Analysis AEC-Q100 Stress Test Qualification for Integrated Circuits AEC-Q101 Stress Test Qualif...
kasouki Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1183  179  798  1939  2219  24  4  17  40  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号