datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> ICS8430EY-01T
PDF
Preview

ICS8430EY-01T

Description
Clock Generator, 500MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size187KB，16 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

ICS8430EY-01T Overview

Clock Generator, 500MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32

ICS8430EY-01T Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Objectid1980831321
Parts packaging codeQFP
package instructionLQFP, QFP32,.35SQ,32
Contacts32
Reach Compliance Codecompliant
ECCN codeEAR99
compound_id6638206
JESD-30 codeS-PQFP-G32
JESD-609 codee0
length7 mm
Number of terminals32
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency500 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP32,.35SQ,32
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Master clock/crystal nominal frequency27 MHz
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width7 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER

ICS8430EY-01T Preview

Integrated
Circuit
Systems, Inc.
ICS8430-01
500MH
Z
, C
RYSTAL
-
TO
-3.3V D
IFFERENTIAL
LVPECL F
REQUENCY
S
YNTHESIZER
F
EATURES
•
Dual differential 3.3V LVPECL outputs
•
Selectable crystal oscillator interface or
LVCMOS/LVTTL TEST_CLK
•
Output frequency range: 20.83MHz to 500MHz
•
Crystal input frequency range: 14MHz to 27MHz
•
VCO range: 250MHz to 500MHz
•
Parallel or serial interface for programming counter
and output dividers
•
RMS period jitter: 6ps (maximum)
•
Cycle-to-cycle jitter: 30ps (maximum)
•
3.3V supply voltage
•
0°C to 70°C ambient operating temperature
•
Industrial temperature information available upon request
G
ENERAL
D
ESCRIPTION
The ICS8430-01 is a general purpose, dual output
Crystal-to-3.3V Differential LVPECL High Fre-
HiPerClockS™
quency Synthesizer and a member of the
HiPerClockS™ family of High Performance Clock
Solutions from ICS. The ICS8430-01 has a select-
able TEST_CLK or crystal inputs. The VCO operates at a fre-
quency range of 250MHz to 500MHz. The VCO frequency is
programmed in steps equal to the value of the input reference
or crystal frequency. The VCO and output frequency can be
programmed using the serial or parallel interfaces to the con-
figuration logic. Frequency steps as small as 1MHz can be
achieved using a 16MHz crystal or TEST_CLK.
,&6
B
LOCK
D
IAGRAM
VCO_SEL
XTAL_SEL
TEST_CLK
XTAL1
OSC
XTAL2
÷
16
0
P
IN
A
SSIGNMENT
VCO_SEL
nP_LOAD
XTAL2
32 31 30 29 28 27 26 25
1
M5
M6
M7
M8
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
TEST
V
CC
FOUT1
nFOUT1
V
CCO
FOUT0
nFOUT0
V
EE
M4
M3
PLL
PHASE DETECTOR
VCO
÷
M
0
÷
N
1
N0
N1
N2
ICS8430-01
M2
M1
M0
24
23
22
21
20
19
18
17
XTAL1
TEST_CLK
XTAL_SEL
V
CCA
S_LOAD
S_DATA
S_CLOCK
MR
MR
FOUT0
nFOUT0
FOUT1
nFOUT1
V
EE
S_LOAD
S_DATA
S_CLOCK
nP_LOAD
M0:M8
N0:N2
CONFIGURATION
INTERFACE
LOGIC
TEST
32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View
8430EY-01
www.icst.com/products/hiperclocks.html
1
REV. A JUNE 13, 2003
Integrated
Circuit
Systems, Inc.
F
UNCTIONAL
D
ESCRIPTION
NOTE: The functional description that follows describes op-
eration using a 16MHz crystal. Valid PLL loop divider values
for different crystal or input frequencies are defined in the In-
put Frequency Characteristics, Table 5, NOTE 1.
The ICS8430-01 features a fully integrated PLL and therefore
requires no external components for setting the loop band-
width. A parallel-resonant, fundamental crystal is used as the
input to the on-chip oscillator. The output of the oscillator is
divided by 16 prior to the phase detector. With a 16MHz crys-
tal, this provides a 1MHz reference frequency. The VCO of
the PLL operates over a range of 250MHz to 500MHz. The
output of the M divider is also applied to the phase detector.
The phase detector and the M divider force the VCO output fre-
quency to be M times the reference frequency by adjusting
the VCO control voltage. Note that for some values of M (either too
high or too low), the PLL will not achieve lock. The output of the
VCO is scaled by a divider prior to being sent to each of the LVPECL
output buffers. The divider provides a 50% output duty cycle.
The programmable features of the ICS8430-01 support two
input modes to program the M divider and N output divider.
The two input operational modes are parallel and serial.
Fig-
ure 1
shows the timing diagram for each mode. In parallel
mode, the nP_LOAD input is initially LOW. The data on inputs
M0 through M8 and N0 through N2 is passed directly to the M
divider and N output divider. On the LOW-to-HIGH transition
of the nP_LOAD input, the data is latched and the M divider
remainsloaded until the next LOW transition on nP_LOAD or
until a serial event occurs. As a result, the M and N bits can
be hard-wired to set the M divider and N output divider to a
ICS8430-01
500MH
Z
, C
RYSTAL
-
TO
-3.3V D
IFFERENTIAL
LVPECL F
REQUENCY
S
YNTHESIZER
specific default state that will automatically occur during
power-up. The TEST output is LOW when operating in the
parallel input mode. The relationship between the VCO fre-
quency, the crystal frequency and the M divider is defined as
fxtal x
follows:
fVCO =
M
16
The M value and the required values of M0 through M8 are shown
in Table 3B, Programmable VCO Frequency Function Table. Valid
M values for which the PLL will achieve lock for a 16MHz refer-
ence are defined as 250
≤
M
≤
500. The frequency out is defined
as follows:
fout = fVCO = fxtal x M
N
N
16
Serial operation occurs when nP_LOAD is HIGH and S_LOAD
is LOW. The shift register is loaded by sampling the S_DATA
bits with the rising edge of S_CLOCK. The contents of the
shift register are loaded into the M divider and N output di-
vider when S_LOAD transitions from LOW-to-HIGH. The M
divide and N output divide values are latched on the HIGH-
to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data
at the S_DATA input is passed directly to the M divider and N
outputdivider on each rising edge of S_CLOCK. The serial
mode can be used to program the M and N bits and test bits
T1 and T0. The internal registers T0 and T1 determine the state
of the TEST output as follows:
T1
0
0
1
1
T0
0
1
0
1
TEST Output
LOW
S_Data, Shift Register Input
Output of M divider
CMOS Fout
S
ERIAL
L
OADING
S_CLOCK
S_DATA
S_LOAD
nP_LOAD
t
T1
S
T0
H
N2
N1
N0
M8
M7
M6 M5
M4
M3
M2
M1
M0
t
t
S
P
ARALLEL
L
OADING
M0:M8, N0:N2
nP_LOAD
t
S
M, N
t
H
Time
F
IGURE
1. P
ARALLEL
& S
ERIAL
L
OAD
O
PERATIONS
8430EY-01
www.icst.com/products/hiperclocks.html
2
REV. A JUNE 13, 2003
Integrated
Circuit
Systems, Inc.
ICS8430-01
500MH
Z
, C
RYSTAL
-
TO
-3.3V D
IFFERENTIAL
LVPECL F
REQUENCY
S
YNTHESIZER
Type
Input
Input
Input
Input
Power
Output
Power
Output
Power
Output
Description
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
28, 29, 30
31, 32, 1, 2
3, 4
5, 7
6
8, 16
9
10
11, 12
13
14, 15
Name
M0, M1, M2
M3, M4, M5, M6
M7, M8
N0, N2
N1
V
EE
TEST
V
CC
FOUT1, nFOUT1
V
CCO
FOUT0, nFOUT0
Pulldown M divider inputs. Data latched on LOW-to-HIGH transition
of nP_LOAD input. LVCMOS / LVTTL interface levels.
Pullup
Pulldown Determines output divider value as defined in Table 3C,
Function Table. LVCMOS / LVTTL interface levels.
Pullup
Negative supply pins.
Test output which is ACTIVE in the serial mode of operation. Output
driven LOW in parallel mode. LVCMOS / LVTTL interface levels.
Core supply pin.
Differential output for the synthesizer. 3.3V LVPECL interface levels.
Output supply pin.
Differential output for the synthesizer. 3.3V LVPECL interface levels.
Active High Master Reset. When logic HIGH, the internal dividers
are reset causing the true outputs FOUTx to go low and the
inver ted outputs nFOUTx to go high. When logic LOW, the internal
dividers and the outputs are enabled. Asser tion of MR does not
affect loaded M, N, and T values. LVCMOS / LVTTL interface levels.
Clocks in serial data present at S_DATA input into the shift register
on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
Shift register serial input. Data sampled on the rising edge
of S_CLOCK. LVCMOS / LVTTL interface levels.
Controls transition of data from shift register into the dividers.
LVCMOS / LVTTL interface levels.
Analog supply pin.
Selects between crystal or test inputs as the PLL reference source.
Selects XTAL inputs when HIGH. Selects TEST_CLK when LOW.
LVCMOS / LVTTL interface levels.
Test clock input. LVCMOS / LVTTL interface levels.
17
MR
Input
Pulldown
18
19
20
21
22
23
24, 25
26
27
S_CLOCK
S_DATA
S_LOAD
V
CCA
XTAL_SEL
TEST_CLK
XTAL1, XTAL2
nP_LOAD
VCO_SEL
Input
Input
Input
Power
Input
Input
Input
Input
Input
Pulldown
Pulldown
Pulldown
Pullup
Pulldown
Crystal oscillator interface. XTAL1 is the input. XTAL2 is the output.
Parallel load input. Determines when data present at M8:M0 is
Pulldown loaded into M divider, and when data present at N2:N0 sets the
N output divider value. LVCMOS / LVTTL interface levels.
Determines whether synthesizer is in PLL or bypass mode.
Pullup
LVCMOS / LVTTL interface levels.
NOTE:
Pullup
and
Pulldown
refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
R
PULLUP
R
PULLDOWN
Parameter
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
51
Maximum
Units
pF
KΩ
KΩ
8430EY-01
www.icst.com/products/hiperclocks.html
3
REV. A JUNE 13, 2003
Integrated
Circuit
Systems, Inc.
ICS8430-01
500MH
Z
, C
RYSTAL
-
TO
-3.3V D
IFFERENTIAL
LVPECL F
REQUENCY
S
YNTHESIZER
T
ABLE
3A. P
ARALLEL
AND
S
ERIAL
M
ODE
F
UNCTION
T
ABLE
Inputs
Conditions
S_CLOCK
X
X
X
↑
L
L
X
↑
S_DATA
X
X
X
Data
Data
Data
X
Data
Reset. Forces outputs LOW.
Data on M and N inputs passed directly to the M
divider and N output divider. TEST output forced LOW.
Data is latched into input registers and remains loaded
until next LOW transition or until a serial event occurs.
Serial input mode. Shift register is loaded with data on
S_DATA on each rising edge of S_CLOCK.
Contents of the shift register are passed to the
M divider and N output divider.
M divider and N output divider values are latched.
Parallel or serial input do not affect shift registers.
S_DATA passed directly to M divider as it is clocked.
X
X
L
L
↑
↓
L
H
MR
H
L
L
L
L
L
L
nP_LOAD
X
L
↑
H
H
H
H
M
X
Data
Data
X
X
X
X
N
X
Data
Data
X
X
X
X
S_LOAD
L
H
X
X
NOTE: L = LOW
H = HIGH
X = Don't care
↑
= Rising edge transition
↓
= Falling edge transition
T
ABLE
3B. P
ROGRAMMABLE
VCO F
REQUENCY
F
UNCTION
T
ABLE
VCO Frequency
(MHz)
250
251
252
253
•
•
498
499
500
M Divide
250
251
252
253
•
•
498
499
500
256
M8
0
0
0
0
•
•
1
1
1
128
M7
1
1
1
1
•
•
1
1
1
64
M6
1
1
1
1
•
•
1
1
1
32
M5
1
1
1
1
•
•
1
1
1
16
M4
1
1
1
1
•
•
1
1
1
8
M3
1
1
1
1
•
•
0
0
0
4
M2
0
0
1
1
•
•
0
0
1
2
M1
1
1
0
0
•
•
1
1
0
1
M0
0
1
0
1
•
•
0
1
0
NOTE 1: These M divide values and the resulting frequencies correspond to a TEST_CLK or crystal frequency of 16MHz.
T
ABLE
3C. P
ROGRAMMABLE
O
UTPUT
D
IVIDER
F
UNCTION
T
ABLE
Inputs
N2
0
0
0
0
1
1
1
1
8430EY-01
N1
0
0
1
1
0
0
1
1
N0
0
1
0
1
0
1
0
1
N Divider Value
1
1.5
2
3
4
6
8
12
Output Frequency (MHz)
Minimum
250
166.66
125
83.33
62.5
41.66
31.25
20.83
Maximum
500
333.33
250
166.66
125
83.33
62.5
41.66
REV. A JUNE 13, 2003
www.icst.com/products/hiperclocks.html
4
Integrated
Circuit
Systems, Inc.
ICS8430-01
500MH
Z
, C
RYSTAL
-
TO
-3.3V D
IFFERENTIAL
LVPECL F
REQUENCY
S
YNTHESIZER
4.6V
-0.5V to V
CC
+ 0.5V
50mA
100mA
47.9°C/W (0 lfpm)
-65°C to 150°C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics
or
AC Character-
istics
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
CC
Inputs, V
I
Outputs, I
O
Continuous Current
Surge Current
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
CC
= V
CCA
= V
CCO
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
V
CC
V
CCA
V
CCO
I
EE
I
CCA
Parameter
Core Supply Voltage
Analog Supply Voltage
Output Supply Voltage
Power Supply Current
Analog Supply Current
Test Conditions
Minimum
3.135
3.135
3.135
Typical
3.3
3.3
3.3
Maximum
3.465
3.465
3.465
140
15
Units
V
V
V
mA
mA
T
ABLE
4B. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
CC
= V
CCA
= V
CCO
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
Parameter
Input
High Voltage
M0:M8, N0:N2, MR,
S_LOAD, S_DATA,
S_CLOCK, nP_LOAD,
VCO_SEL, XTAL_SEL
TEST_CLK
M0:M8, N0:N2, MR,
S_LOAD, S_DATA,
S_CLOCK, nP_LOAD,
VCO_SEL, XTAL_SEL
TEST_CLK
M0-M4, M6-M8, N0, N1, MR,
S_CLOCK, TEST_CLK,
S_DATA, S_LOAD, nP_LOAD
M5, XTAL_SEL, VCO_SEL
M0-M4, M6-M8, N0, N1, MR,
S_CLOCK, TEST_CLK,
S_DATA, S_LOAD, nP_LOAD
M5, XTAL_SEL, VCO_SEL
V
OH
V
OL
Output
High Voltage
Output
Low Voltage
TEST; NOTE 1
TEST; NOTE 1
Test Conditions
Minimum
2
2
-0.3
-0.3
V
CC
= V
IN
= 3.465V
V
CC
= V
IN
= 3.465V
V
CC
= 3.465V,
V
IN
= 0V
V
CC
= 3.465V,
V
IN
= 0V
-5
Typical
Maximum
V
CC
+ 0.3
V
CC
+ 0.3
0.8
1.3
150
5
Units
V
V
V
V
µA
µA
µA
V
IH
V
IL
Input
Low Voltage
I
IH
Input
High Current
I
IL
Input
Low Current
-150
2.6
0.5
µA
V
V
NOTE 1: Outputs terminated with 50Ω to V
CCO
/2.
8430EY-01
www.icst.com/products/hiperclocks.html
5
REV. A JUNE 13, 2003
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

ICS8430EY-01T Related Products

ICS8430EY-01T ICS8430EY-01LFT ICS8430EY-01LF ICS8430EY-01
Description Clock Generator, 500MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32 Clock Generator, 500MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32 Clock Generator, 500MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32 Clock Generator, 500MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32
Is it lead-free? Contains lead Lead free Lead free Contains lead
Is it Rohs certified? incompatible conform to conform to incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code QFP QFP QFP QFP
package instruction LQFP, QFP32,.35SQ,32 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32 LQFP,
Contacts 32 32 32 32
Reach Compliance Code compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99
JESD-30 code S-PQFP-G32 S-PQFP-G32 S-PQFP-G32 S-PQFP-G32
JESD-609 code e0 e3 e3 e0
length 7 mm 7 mm 7 mm 7 mm
Number of terminals 32 32 32 32
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C
Maximum output clock frequency 500 MHz 500 MHz 500 MHz 500 MHz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LQFP LQFP LQFP LQFP
Package shape SQUARE SQUARE SQUARE SQUARE
Package form FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED 260 240
Master clock/crystal nominal frequency 27 MHz 27 MHz 27 MHz 27 MHz
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.6 mm 1.6 mm 1.6 mm 1.6 mm
Maximum supply voltage 3.465 V 3.465 V 3.465 V 3.465 V
Minimum supply voltage 3.135 V 3.135 V 3.135 V 3.135 V
Nominal supply voltage 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) MATTE TIN MATTE TIN TIN LEAD
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.8 mm 0.8 mm 0.8 mm 0.8 mm
Terminal location QUAD QUAD QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED 30 20
width 7 mm 7 mm 7 mm 7 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER

Recommended Resources

Self-switching power supply

Timing and fire power control circuit

Circular chasing colored light circuit

Use NE555 to make voice-controlled music lanterns

Simple series magnetic saturation AC voltage stabilization circuit

Resonant switch original buried

PCB spiral routing design
For information about PCB spiral routing design, please refer to the following: [url]https://download.eeworld.com.cn/download/t_y_hml/551480[/url]...
快羊加鞭 Download Centre
Simplify one-button multi-function
One-button multi-function simplified designMainly to achieve one-click multi-function, familiar with C language instructions! The program function is to control the on and off of ten lights separately...
xiaobo881221 51mcu
Please advise what control to use for file dir interface design
I would like to ask the experts, what kind of control should be used to design the file dir interface of the form: /windows/my music/xxx.mp3, especially what control should be used for the two lines x...
licaiquan77 Embedded System
About DB15 three-row package library
I am a beginner at Altium Designer and I found that the default package of the three-row DB15 in AD10 is like this:Looking at this image, it is a two-row package. Could you please tell me if it is set...
ENDBEN PCB Design
The first row is 501S, the second row is 35L, who knows what it is??
Does anyone know a package that looks like a TO-92 package but is even smaller? The first row is 501S and the second row is 35L...
帝国内 Analog electronics
Send a book about Visual C++
...
zhangkai0215 Embedded System
Shortcut:   E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components

  1. 21-0513-0T
  2. 64-23224-57-0300
  3. 6QCD-104-03.75-STL-SBR-4-B
  4. C323C150J1G5TA
  5. LTIGM5L-1L-BLRC-NBL-250N
  6. TPEG36DS-FMK
  7. 625-4811-ABW
  8. 2280-16-04-23
  9. KMOC3023SXXTR
  10. BC807-16W-AU_AU_00001
  11. PJMBZ5V6-AU_TU_00001
  12. D2541H-27P-GN-G30

Popular Articles

  1. Intel X86 and ARM's battle for the "architecture king"
  2. Dialog provides WiRa™ chip solutions for Carnival Cruise Line's wearable devices
  3. ASE and other packaging and testing manufacturers are busy providing high-end backend services for the new iPhone
  4. Enabling more innovative audio application designs: Rutronik and PUI Audio expand franchise
  5. The late Cambrian and its competitors
  6. e-Network launches road test of essential instruments for Keysight's smart test bench
  7. Industry sources say PC processor prices will rise sharply this year
  8. Fujirui: Plans to acquire 10% equity of Northern Guangwei through capital increase and transfer
  9. Qualcomm Snapdragon 8 Gen2 decryption: supports AV1 decoding
  10. Hydrogen energy company Verdagy announces $25 million in financing, led by TDK

Technical ResourceMore

  1. X-ray diffraction experimental technology training materials
  2. Design of embedded Linux smart home control system
  3. 75N75 pdf
  4. 80W AC LED Street Light Solution
  5. Design of valve opening instrument based on TLC1549
  6. Research on smart noise jamming method for pulse Doppler radar
  7. Research on a general graphics platform for power system calculation based on CIM
  8. Chapter 8_Busbar Protection
  9. Design of Accelerometer Test System Based on GP-IB Bus
  10. Konka P2972S (24c16) EPROM data

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 358  222  2080  582  523  8  5  42  12  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号