CC127-AAB7-9.600AQ datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> CC127-AAB7-9.600AQ

CC127-AAB7-9.600AQ: DescriptionHCMOS/LSTTL Output Clock Oscillator, 9.6MHz Nom, ROHS COMPLIANT PACKAGE-4; CategoryPassive components oscillator; File Size702KB，1 Pages; ManufacturerCardinal Components; Environmental Compliance

Download Datasheet Parametric View All

CC127-AAB7-9.600AQ Overview

HCMOS/LSTTL Output Clock Oscillator, 9.6MHz Nom, ROHS COMPLIANT PACKAGE-4

CC127-AAB7-9.600AQ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Cardinal Components
Reach Compliance Code	compliant
Other features	BULK
Maximum control voltage	4.5 V
Minimum control voltage	0.5 V
maximum descent time	10 ns
Frequency Adjustment - Mechanical	YES
Frequency offset/pull rate	50 ppm
frequency stability	30%
linearity	15%
Manufacturer's serial number	CC127
Installation features	SURFACE MOUNT
Nominal operating frequency	9.6 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-10 °C
Oscillator type	HCMOS/LSTTL
Output load	10 LS TTL, 15 pF
physical size	11.4mm x 9.6mm x 2.5mm
longest rise time	10 ns
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
maximum symmetry	40/60 %

Preview

Download Datasheet

View All

CARDINAL COMPONENTS

Surface Mount VCXO

• Various stability options

Series CC127

Part Numbering Example: CC127 L Z - A2 B2 45 - 22.5792 A P

CC127

22.5792

VOLTAGE PACKAGING OPTIONS OPERATING TEMP.

SERIES

CC127 Blank = 5V Blank = Bulk

A2 = -10°C ~ +60°C

Z = Tape and Reel

A5 = -20°C ~ +70°C

L = 3.3V

A6 = 0°C ~ +70°C

A7 = -40°C ~ +85°C

A9 = 0°C ~ +50°C

AA = -10°C ~ +70°C

AF = 0°C ~ +60°C

STABILITY

SYMMETRY FREQUENCY PULL RANGE LINEARITY

B7 = ±30 ppm Blank = 40/60%

A = ±50 ppm

Blank = ±20%

BC = ±15

H = ±30 ppm

= ±15%

45 = 45/55%

ppm

K = ±20 ppm

= ±10%

BD = ±20

L = ±10 ppm

ppm

BE = ±10 ppm

BP = ±50 ppm

Specifications:

Frequency Range:

9.600 MHz to 32.000 MHz

ppm

+3.0 VDC ±5%

Available Stability Options:

±50

±30

±20

±15

±10

Output Series:

Input Voltage:

Frequency Tuning Range:

CC127

HCMOS/TTL

+5.0 VDC ±5%,

±10

±30

±50

±15

±20

ppm

Min.

+3.3 VDC, ±1.65 VDC, ±1.35 VDC,

External Control Voltage:

Linearity:

+2.5 VDC, ±2.0 VDC,

±20%

±15%

±10%

Output Voltage:

TTL V

=0.4 V Max.

TTL V

=2.4 V Min.

HCMOS V

=10%V

V Max.

HCMOS V

=90%V

V Min.

0°C to +70°C

-10°C to +70°C

-20°C to +70°C

-40°C to +85°C

10 LS TTL, 15 pf HCMOS

80 mA

10 ns

40/60%

45/55%

10 ms

-40°C to +85°C

Tape and Reel (1K per Reel)

Operating Temperature

Output Load:

Maximum Input Current:

Maximum Rise/Fall Time:

Duty Cycle:

Max. Start-Up Time:

Storage Temperature:

Packaging:

155 Route 46 West

Wayne, NJ 07470

Rev:

V-090414-13

Cardinal Components, Inc.

V-3

TEL:

(973)785-1333

E-MAIL: sales@cardinalxtal.com

WEB: http://www.cardinalxtal.com

Recommended Resources

Single junction transistor time relay circuit 4

Low voltage reactive power compensation control circuit three

RF amplifier power supply circuit diagram using LT1308

The photosensitive circuit in the thyristor variable synchronous starter

Self-excited switching integrated regulated power supply composed of BC-602

845E computer motherboard circuit diagram_47

The difficulty of doing logic lies in system structure design and simulation verification: When I first joined the company, my boss told me that the difficulty of doing logic is not in the design of RTL-level code, but in the design of system structure and simulation verification. At presen...; eeleader FPGA/CPLD

How to analyze the following assembly language program: STACK SEGMENT STACK DB 1024 DUP(0) STACK ENDS DATA SEGMENT TABF DW 262,350,352,350,441,393,350,393,441 DW 350,352,441,525,589,588,589,525,441 DW 440,350,393,350,393,441,350,293,294,262 DW 350,589,525,...; snpty Embedded System

Dear experts, why can't I view the peripherals connected to the FPGA side by address in DS-5? ?: [i=s]This post was last edited by yesea on 2017-3-24 11:55[/i] Dear experts, the development board I am using now is helio, which only runs a simple preloader, and even uboot does not run. Then I wrot...; yesea FPGA/CPLD

//---------How does TCPMP specify which frame to start playing and which frame to stop playing--------: How does TCPMP specify which frame to start playing and which frame to stop playing. In my project, the video file used is in AVI format. I plan to use TCPMP to accurately locate the start frame and e...; nuaajiang Embedded System

I made a USB to serial port using pl2303, but the computer can't detect it.: I made a USB to serial port with pl2303, but the computer can't detect it. Only when I connect the multimeter to pin 17 and ground, the computer can detect it. I have been looking for several days, pl...; phlelp Embedded System

Shunt Regulator for Faster Power Supply Startup: In certain applications, design requirements may require that the system's switch-mode power supply deliver output more quickly than a normal power supply. Figure 1 shows the bootstrap, or startup, ci...; zbz0529 Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components