EEWORLDEEWORLDEEWORLD

Part Number

Search

2SB1427T100SU

Description
Small Signal Bipolar Transistor, 2A I(C), 20V V(BR)CEO, 1-Element, PNP, Silicon,
CategoryDiscrete semiconductor    The transistor   
File Size76KB,3 Pages
ManufacturerROHM Semiconductor
Websitehttps://www.rohm.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

2SB1427T100SU Overview

Small Signal Bipolar Transistor, 2A I(C), 20V V(BR)CEO, 1-Element, PNP, Silicon,

2SB1427T100SU Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionSMALL OUTLINE, R-PSSO-F3
Reach Compliance Codecompli
ECCN codeEAR99
Shell connectionCOLLECTOR
Maximum collector current (IC)2 A
Collector-emitter maximum voltage20 V
ConfigurationSINGLE
Minimum DC current gain (hFE)270
JESD-30 codeR-PSSO-F3
JESD-609 codee2
Number of components1
Number of terminals3
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Polarity/channel typePNP
Maximum power consumption environment2 W
Certification statusNot Qualified
surface mountYES
Terminal surfaceTIN COPPER
Terminal formFLAT
Terminal locationSINGLE
Maximum time at peak reflow temperature10
transistor applicationsAMPLIFIER
Transistor component materialsSILICON
Nominal transition frequency (fT)90 MHz
VCEsat-Max0.5 V
Base Number Matches1

2SB1427T100SU Related Products

2SB1427T100SU 2SB1427T100/EU 2SB1427T100/U 2SB1427T100/S 2SB1427T100/SE 2SB1427T100U 2SB1427T100/SU 2SB1427T100EU 2SB1427T100SE 2SB1427T100S
Description Small Signal Bipolar Transistor, 2A I(C), 20V V(BR)CEO, 1-Element, PNP, Silicon, 2A, 20V, PNP, Si, POWER TRANSISTOR 2A, 20V, PNP, Si, POWER TRANSISTOR 2A, 20V, PNP, Si, POWER TRANSISTOR 2A, 20V, PNP, Si, POWER TRANSISTOR Small Signal Bipolar Transistor, 2A I(C), 20V V(BR)CEO, 1-Element, PNP, Silicon Si, SMALL SIGNAL TRANSISTOR Small Signal Bipolar Transistor, 2A I(C), 20V V(BR)CEO, 1-Element, PNP, Silicon, Small Signal Bipolar Transistor, 2A I(C), 20V V(BR)CEO, 1-Element, PNP, Silicon, Small Signal Bipolar Transistor, 2A I(C), 20V V(BR)CEO, 1-Element, PNP, Silicon,
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to conform to conform to
package instruction SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3
Reach Compliance Code compli compli compli compli compli compli compli compli compli compli
Shell connection COLLECTOR COLLECTOR COLLECTOR COLLECTOR COLLECTOR COLLECTOR COLLECTOR COLLECTOR COLLECTOR COLLECTOR
Configuration SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE
JESD-30 code R-PSSO-F3 R-PSSO-F3 R-PSSO-F3 R-PSSO-F3 R-PSSO-F3 R-PSSO-F3 R-PSSO-F3 R-PSSO-F3 R-PSSO-F3 R-PSSO-F3
JESD-609 code e2 e2 e2 e2 e2 e2 e2 e2 e2 e2
Number of components 1 1 1 1 1 1 1 1 1 1
Number of terminals 3 3 3 3 3 3 3 3 3 3
Maximum operating temperature 150 °C 150 °C 150 °C 150 °C 150 °C 150 °C 150 °C 150 °C 150 °C 150 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260 260 260 260 260
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
surface mount YES YES YES YES YES YES YES YES YES YES
Terminal surface TIN COPPER TIN COPPER TIN COPPER TIN COPPER TIN COPPER TIN COPPER TIN COPPER TIN COPPER TIN COPPER TIN COPPER
Terminal form FLAT FLAT FLAT FLAT FLAT FLAT FLAT FLAT FLAT FLAT
Terminal location SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE
Maximum time at peak reflow temperature 10 10 10 10 10 10 10 10 10 10
transistor applications AMPLIFIER AMPLIFIER AMPLIFIER AMPLIFIER AMPLIFIER AMPLIFIER AMPLIFIER AMPLIFIER AMPLIFIER AMPLIFIER
Transistor component materials SILICON SILICON SILICON SILICON SILICON SILICON SILICON SILICON SILICON SILICON
Base Number Matches 1 1 1 1 1 1 1 1 1 1
Is it lead-free? Lead free Lead free - Lead free Lead free - Lead free Lead free Lead free Lead free
Maximum collector current (IC) 2 A 2 A 2 A 2 A 2 A 2 A - 2 A 2 A 2 A
Collector-emitter maximum voltage 20 V 20 V 20 V 20 V 20 V 20 V - 20 V 20 V 20 V
Minimum DC current gain (hFE) 270 390 560 270 270 560 - 390 270 270
Polarity/channel type PNP PNP PNP PNP PNP PNP - PNP PNP PNP
Nominal transition frequency (fT) 90 MHz 90 MHz 90 MHz 90 MHz 90 MHz 90 MHz - 90 MHz 90 MHz 90 MHz
VCEsat-Max 0.5 V 0.5 V 0.5 V 0.5 V 0.5 V 0.5 V - 0.5 V 0.5 V 0.5 V
Noise Optimization of Sensor Signal Conditioning Circuits
[font=楷体_GB2312][size=3]Precise signal conditioning and high-resolution measurements are no longer limited to industrial or instrumentation applications. Designers of portable consumer electronic devi...
lixiaohai8211 Sensor
How to draw a box on the back panel of labview?
How to draw a box on the back panel of labview?...
阳光依旧笑春风 Programming Basics
Domestic HGI ultra-low power MCU is here!
No one recommends Huada's MCU? Then I recommend you to take a look....
cici-1 Domestic Chip Exchange
How to communicate between USART and PC
/********************************************************************************\File name: main.cDescription; For MSP430F149.Asynchronous communication.Version: 4.20.1 sun_seven\********************...
nillht Microcontroller MCU
Design of stopwatch based on FPGA
I just finished the course design, and I'd like to share a stopwatch program. The experimental version is Altera's EP2C5Q208C8, with a 50MHz crystal. The functions are reset, start and stop, and the d...
yz416154664 FPGA/CPLD
The CORDIC algorithm is designed based on the FPGA signal generator.
I am making a program to generate sine waves using the CORDIC algorithm. It is written in Q2, but modelsim can simulate the sine wave waveform, but the waveform captured by signaltap is reversed. I ca...
liucome199 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 465  60  2323  1611  2076  10  2  47  33  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号