EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS9250YF-51LF-T

Description
Processor Specific Clock Generator, 133MHz, PDSO56, 0.300 INCH, SSOP-56
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size227KB,14 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

ICS9250YF-51LF-T Overview

Processor Specific Clock Generator, 133MHz, PDSO56, 0.300 INCH, SSOP-56

ICS9250YF-51LF-T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeSSOP
package instructionSSOP,
Contacts56
Reach Compliance Codecompliant
ECCN codeEAR99
JESD-30 codeR-PDSO-G56
JESD-609 codee3
length18.415 mm
Number of terminals56
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency133 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
Master clock/crystal nominal frequency16 MHz
Certification statusNot Qualified
Maximum seat height2.794 mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width7.5 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC
Integrated
Circuit
Systems, Inc.
ICS9250-51
Frequency Generator & Integrated Buffers for Celeron & PII/III™
Recommended Application:
815 B-Step type chipset.
Output Features:
3 CPU (2.5V) (up to 133MHz achievable through
I
2
C)
9 SDRAM (3.3V) (up to 133MHz achievable
through I
2
C)
7 PCI (3.3 V) @33.3MHz
2 IOAPIC (2.5V) @ 33.3 MHz
3 Hublink clocks (3.3 V) @ 66.6 MHz
2 (3.3V) @ 48 MHz (Non spread spectrum)
1 REF (3.3V) @ 14.318 MHz
Features:
Supports spread spectrum modulation,
0 to -0.5% down spread.
I
2
C support for power management
Efficient power management scheme through PD#
Uses external 14.138 MHz crystal
Alternate frequency selections available through I
2
C
control.
815 B-Step compliant for frequency select latched
inputs. Internal power-on-reset and latching, are
delayed until Vtt_PWRGD signal is gated high onto
the PD#.
Pin Configuration
*FS2//REF0
VDD
X1
X2
GND
GND
3V66-0
3V66-1
3V66-2
VDD
VDD
PCICLK_F
PCICLK0
GND
PCICLK1
PCICLK2
GND
PCICLK3
PCICLK4
PCICLK5
VDD
AVDD
AGND
GND
48MHz_0
48MHz_1
VDD48
FS0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
GNDL
IOAPIC0
IOAPIC1
VDDL
CPUCLK0
VDDL0
CPUCLK1
CPUCLK2
GNDL
GND
SDRAM0
SDRAM1
VDD
SDRAM2
SDRAM3
GND
SDRAM4
SDRAM5
VDD
SDRAM6
SDRAM7
GND
SDRAM_F
VDD
Vtt_PWRGD/PD#
SCLK
SDATA
FS1
56-Pin 300mil SSOP
* This input has a 50KΩ pull-down to GND.
Block Diagram
X1
X2
XTAL
OSC
PLL1
Spread
Spectrum
REF0
Functionality
FS2
X
X
/2
/3
3
FS1
0
0
1
1
1
1
FS0
0
1
0
1
0
1
ICS9250-51
Function
Tristate
Test
Active CPU = 66MHz
SDRAM = 100MHz
Active CPU = 100MHz
SDRAM = 100MHz
Active CPU = 133MHz
SDRAM = 133MHz
Active CPU = 133MHz
SDRAM = 100MHz
VDDL
CPU66/100/133 (2:0)
3V66 (2:0)
SDRAM (7:0)
SDRAM_F
PCICLK (5:0)
PCICLK_F
0
0
1
1
FS (2:0)
PD#
Vtt_PWRGD
SDATA
SCLK
Control
Logic
3
8
/2
Config
Reg
/2
PLL2
6
2
IOAPIC (1:0)
VDDL
48MHz (1:0)
Power Groups
AVDD = Pin 22 Analog power for PLL
AGND = Pin 23 Analog ground
VDD48 = Pin 27 Analog power for 48MHz PLL
GND48 = Pin 24 Analog ground for 48MHz PLL
2
0405A—03/22/02

ICS9250YF-51LF-T Related Products

ICS9250YF-51LF-T ICS9250YF-51-T
Description Processor Specific Clock Generator, 133MHz, PDSO56, 0.300 INCH, SSOP-56 Processor Specific Clock Generator, 133MHz, PDSO56, 0.300 INCH, SSOP-56
Is it lead-free? Lead free Contains lead
Is it Rohs certified? conform to incompatible
Parts packaging code SSOP SSOP
package instruction SSOP, SSOP,
Contacts 56 56
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
JESD-30 code R-PDSO-G56 R-PDSO-G56
JESD-609 code e3 e0
length 18.415 mm 18.415 mm
Number of terminals 56 56
Maximum operating temperature 70 °C 70 °C
Maximum output clock frequency 133 MHz 133 MHz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SSOP SSOP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 225
Master clock/crystal nominal frequency 16 MHz 16 MHz
Certification status Not Qualified Not Qualified
Maximum seat height 2.794 mm 2.794 mm
Maximum supply voltage 3.465 V 3.465 V
Minimum supply voltage 3.135 V 3.135 V
Nominal supply voltage 3.3 V 3.3 V
surface mount YES YES
technology CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL
Terminal surface Matte Tin (Sn) Tin/Lead (Sn/Pb)
Terminal form GULL WING GULL WING
Terminal pitch 0.635 mm 0.635 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature 30 30
width 7.5 mm 7.5 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, PROCESSOR SPECIFIC CLOCK GENERATOR, PROCESSOR SPECIFIC

Recommended Resources

Constant voltage control motor, the load changes, why does the voltage on both sides of the motor change?
Seniors in the forum, when the microcontroller outputs PWM constant (such as controlled at a constant voltage of 4V), when unloaded, the voltage on both sides of the motor is 4V, but when I change the...
rong212121 Integrated technical exchanges
WINCE device cannot use USB flash drive when connected to extension cable
I have a Windows CE terminal device. After connecting it to an extension cable, I can't use the USB device. It works normally without connecting it. What's going on?...
SnowfoxMetal Embedded System
[Wireless Node] + Apply for Sample
I can’t apply either, mainly because of the email address problem. It seems very difficult....
lonerzf ADI Reference Circuit
Can anyone who can access Google Play help me download TI's SensorTag? Thanks in advance!
I can't access the Internet at the moment, and the TI SensorTag App I have is a bit old. Can anyone who can access Google Play help me download the latest TI SensorTag App? Thanks in advance! [url]htt...
yang_alex RF/Wirelessly
[Serial] [ALIENTEK Battleship STM32 Development Board] STM32 Development Guide--Chapter 8 Key Input Experiment
[align=left][b]Chapter 8 Key Input Experiment[/b] In the previous two chapters, we introduced the use of STM32's IO port as output. In this chapter, we will introduce how to use STM32's IO port as inp...
正点原子 stm32/stm8
[Liquid Level Sensor Evaluation] Capacitive-non-contact liquid level sensor detection
The capacitive-contactless liquid level sensor is a sensor that indicates the liquid level status with high and low level outputs, that is, it can be used as a liquid level switch. The application cir...
jinglixixi Sensor

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1468  866  2194  2013  233  30  18  45  41  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号