530FC680M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FC680M000DG

530FC680M000DG: DescriptionLVDS Output Clock Oscillator, 680MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FC680M000DG Overview

LVDS Output Clock Oscillator, 680MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC680M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Objectid	1591046065
Reach Compliance Code	unknown
compound_id	68405385
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	680 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Manual temperature control circuit 2

Structure and external wiring of QB type soft starter

Battery low voltage detector circuit diagram

Tianyuan YJ type 40W emergency fluorescent lamp circuit diagram

Computer motherboard circuit diagram 830_08

Temperature transmitter RTD acquisition code: The program compiles OK. The emulator is currently linked to a fault and cannot be used for board-level testing. The source code attachment has been uploaded. The jlink emulator problem is still being...; 蓝色天使 DigiKey Technology Zone

How to write a program to capture the P2 port of msp430g2553?: P2.0/ General digital I/O pin 8 10 9 I/O TA1.0 Timer1_A, capture: CCI0A input, compare: Out0 output This is written in the data sheet. If you want to use this capture, how to write the program? ?...; baokeyu Microcontroller MCU

The most complete version of Huawei Hardware Engineer Manual: The most complete version of Huawei Hardware Engineer Manual...; 11dong330 Embedded System

Operational Amplifier Stability: An interesting thing happened while writing the “ Six Ways to Keep Capacitive Loads Stable ” section. We selected a CMOS op amp with a “rail-to-rail” output and measured R OUT , but there was no loop ...; feifei DSP and ARM Processors

Problems with adding custom components to SOPC: [font=仿宋,][color=#000000]I added a custom component in SOPC. Why does it say that the added component is not in the component library when I open the project next time? Please help me[/color][/font] e...; 通通 FPGA/CPLD

Recruiting electronic technicians for the R&D department: Electronics technician:1. Electronic material procurement, reimbursement, inspection, and management;2. PCB mounting, material delivery, follow-up mounting, and board material inspection; 3. Board rep...; wenwang Recruitment

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components