531UA600M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531UA600M000DG

531UA600M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 600MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UA600M000DG Overview

CMOS/TTL Output Clock Oscillator, 600MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UA600M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Objectid	1596220963
Reach Compliance Code	unknown
compound_id	68525378
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	600 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

STK457 power amplifier circuit diagram

Microwave radar detection automatic light circuit (2)

One person operates the line number circuit

Circuit using TTL/O to control AC load

LED-serial LED digital tube static display circuit (common anode)

TTL level oscillator

A new round of TI technical seminars is about to begin! (August 2-11) - Added detailed schedule: Haha, MCU DAY seems not to have ended yet, TI's new seminar has begun again. Haha, everyone has more opportunities to discuss related technologies and products face to face with TI engineers.TI has pr...; soso MCU

Design of Image Acquisition System Based on FPGA and CCD: Hello brothers and sisters, I am currently working on a project to design an image acquisition system based on FPGA and CCD. However, after looking at the datasheet of the area array CCD, I feel that ...; wxq20061001 Embedded System

Welcome our new moderator lugl4313820 of the Guoxin section~: Our Guoxin section has a new moderator~~@lugl4313820 Welcome to join the EEWorld moderator team~~ Let's work together to create a better EEWorld forum~~~~...; okhxyyo Talking

Recruitment: One hardware engineer, Location: Shenzhen: Requirements for the position of embedded hardware development engineer: 1. Bachelor degree or above; 2. Major in electronics/radio communication/computer; 3. Familiar with electronics, software and m...; wlzwlz777 Embedded System

Why can't I use the peripheral library in my program?: #include "lm3s3739.h" #include "hw_sysctl.h"#include "hw_types.h"#include "hw_comp.h"#include "hw_gpio.h"#include "hw_ints.h"#include "hw_memmap.h"#include "hw_nvic.h"#include "hw_timer.h" I have incl...; yuchenglin Microcontroller MCU

FPGA learning board, Red Hurricane, 550, used by myself, now selling,: A learning board for beginners, with basic experiments included, it's easy to use. If you have friends who want to learn FPGA, I can give you some good information....; lxwljf2004 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components