530RB697M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530RB697M000DGR

530RB697M000DGR: DescriptionLVPECL Output Clock Oscillator, 697MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB697M000DGR Overview

LVPECL Output Clock Oscillator, 697MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB697M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Objectid	1592662472
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
compound_id	67427220
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	697 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

transistor audio signal amplifier

Ultrasonic reversing anti-tampering alarm circuit

Adjustable speed vacuum cleaner circuit

Remote control fan circuit

Wire cutting machine tool control circuit

845ddr computer motherboard circuit diagram_53

The company's inverter is always burning and melting. What is the reason?: Inverters used in the metallurgical industry, hot rolling mills, and specializing in rolling stainless steel: Siemens 6SE70 series inverters are used. All inverters are large-capacity cabinet-mounted....; eeleader-mcu Industrial Control Electronics

I would like to bow three times to everyone here and thank those who have helped me.: :) Thanks for helping me. . And thanks to everyone in the forum, because of your sharing, we can learn new knowledge. :loveliness:...; 小明同学 MCU

Algorithm discussion: about shift operations: There are 16 bits now, each bit is copied 3 times, and these 48 bits are assigned to a 6*8 matrix, each row has 8 numbers. How can I achieve this effect? For example, the bits are: 1 0 1 0 1 0 1 0 1 0...; eeleader FPGA/CPLD

Why are there no date controls such as monthCalendar and dateTimePicker when I use C# to make smart device applications?: Why are there no monthCalendar and dateTimePicker date controls when I use C# to make smart device applications? Why are they not in the toolbox? How can I add them?...; senorspring Embedded System

Touch screen capture: Windows Mobile Touch Panel Interception In order to implement full-screen handwriting function, all mouse events need to be intercepted. After studying for about a week, I found that there are three w...; qianyg Embedded System

Two threads are constantly accessing the same memory area. Do they need to be mutually exclusive (key area locked)? One thread modifies the contents of the memory area, and the other thread just reads it!: Two threads are constantly accessing the same memory area. Do they need to be mutually exclusive (locking the critical area)? One thread modifies the contents of the memory area, and the other thread ...; rfinter Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components