EEWORLDEEWORLDEEWORLD

Part Number

Search

PIC18F2410I/SPSQTP

Description
28/40/44-Pin Flash Microcontrollers
File Size3MB,376 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet View All

PIC18F2410I/SPSQTP Overview

28/40/44-Pin Flash Microcontrollers

PIC18F2X1X/4X1X
28/40/44-Pin Flash Microcontrollers with
10-Bit A/D and nanoWatt Technology
Power-Managed Modes:
Run: CPU On, Peripherals On
Idle: CPU Off, Peripherals On
Sleep: CPU Off, Peripherals Off
Idle mode Currents Down to 3.0
μA
Typical
Sleep mode Currents Down to 20 nA Typical
Timer1 Oscillator: 1.8
μA,
32 kHz, 2V
Watchdog Timer: 2.1
μA
Two-Speed Oscillator Start-up
Flexible Oscillator Structure:
• Four Crystal modes, Up to 40 MHz
• 4x Phase Lock Loop (PLL) – Available for Crystal
and Internal Oscillators
• Two External RC modes, Up to 4 MHz
• Two External Clock modes, Up to 40 MHz
• Internal Oscillator Block:
- 8 user-selectable frequencies, from 31 kHz to
8 MHz
- Provides a complete range of clock speeds
from 31 kHz to 32 MHz when used with PLL
- User-tunable to compensate for frequency drift
• Secondary Oscillator using Timer1 @ 32 kHz
• Fail-Safe Clock Monitor:
- Allows for safe shutdown if peripheral clock stops
Peripheral Highlights:
• High-Current Sink/Source 25 mA/25 mA
• Up to 2 Capture/Compare/PWM (CCP) modules,
One with Auto-Shutdown (28-pin devices)
• Enhanced Capture/Compare/PWM (ECCP)
module (40/44-pin devices only):
- One, two or four PWM outputs
- Selectable polarity
- Programmable dead time
- Auto-shutdown and auto-restart
• Master Synchronous Serial Port (MSSP) module
Supporting 3-Wire SPI (all 4 modes) and I
2
C™
Master and Slave modes
• Enhanced Addressable USART module:
- Supports RS-485, RS-232 and LIN 1.2
- RS-232 operation using internal oscillator
block (no external crystal required)
- Auto-wake-up on Start bit
- Auto-Baud Detect
• 10-Bit, Up to 13-Channel Analog-to-Digital
Converter module (A/D):
- Auto-acquisition capability
- Conversion available during Sleep
• Dual Analog Comparators with Input Multiplexing
• Programmable 16-Level High/Low-Voltage
Detection (HLVD) module:
- Supports interrupt on High/Low-Voltage Detection
Special Microcontroller Features:
• C Compiler Optimized Architecture:
- Optional extended instruction set designed to
optimize re-entrant code
• 100,000 Erase/Write Cycle Flash Program
Memory Typical
• Three Programmable External Interrupts
• Four Input Change Interrupts
• Priority Levels for Interrupts
• 8 x 8 Single-Cycle Hardware Multiplier
• Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 131s
• Single-Supply 5V In-Circuit Serial
Programming™ (ICSP™) via Two Pins
• In-Circuit Debug (ICD) via Two Pins
• Wide Operating Voltage Range: 2.0V to 5.5V
• Programmable Brown-out Reset (BOR) with
Software Enable Option
©
2009 Microchip Technology Inc.
DS39636D-page 3
Wireless image transmission system based on SOCFPGA
[i=s]This post was last edited by chuqiao on 2016-1-2 21:55[/i] [align=center][b][color=#a0522d]Wireless image transmission system based on SOCFPGA[/color][/b][/align][align=left][color=rgb(70, 70, 70...
chuqiao FPGA/CPLD
Pull-up resistor symbol
Hello everyone: What does the inside of the pull-up resistor look like and what the specific symbols are? Can anyone tell me? Thank you very much!...
fall1979 Embedded System
Scientists develop new brain chip that can help blind people regain vision
Tencent Technology News (Youyou/Translation) According to foreign media reports, the Monash Vision Center at Monash University in Australia has recently developed a computer chip that can help blind p...
凯哥 Creative Market
A newbie posting to ask about the work of the watchdog
My understanding from reading books is that the watchdog has two timeouts. The first timeout generates an interrupt, and then the counter value is reloaded in the interrupt service. When the counter r...
慢慢来 Microcontroller MCU
Looking for source code for FPGA-based fingerprint verification (verilog)
Does anyone have the source code of FPGA-based fingerprint verification (verilog)? Can you send it to my email? 527058534@qq.com Thank you very much...
cfs910901 FPGA/CPLD
How to log into the graphical interface when using LCD_cape in bb-black
I inserted the device tree file BB-BONE-LCD4-01-00A1.dtbo that comes with Angstrom into the slot, and the screen displayed the login interface of BeagleBone. I used the serial port or ssh to log in to...
sdt200920 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2746  1950  905  2261  121  56  40  19  46  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号