TLP629-2(LF4) datasheet, PDF - EEWORLD Datasheet

TLP629-2(LF4): DescriptionOptocoupler - Transistor Output, 2 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER, PLASTIC, DIP-8; CategoryLED optoelectronic/LED photoelectric; File Size149KB，6 Pages; ManufacturerToshiba Semiconductor; Websitehttp://toshiba-semicon-storage.com/

Download Datasheet Parametric View All

TLP629-2(LF4) Overview

Optocoupler - Transistor Output, 2 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER, PLASTIC, DIP-8

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Toshiba Semiconductor
package instruction	PLASTIC, DIP-8
Reach Compliance Code	unknown
Other features	UL RECOGNIZED
Coll-Emtr Bkdn Voltage-Min	55 V
Configuration	SEPARATE, 2 CHANNELS
Nominal current transfer ratio	20%
Maximum dark power	100 nA
Maximum forward current	0.15 A
Maximum insulation voltage	5000 V
JESD-609 code	e0
Number of components	2
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
Optoelectronic device types	TRANSISTOR OUTPUT OPTOCOUPLER
Terminal surface	Tin/Lead (Sn/Pb)

Mouse, device is functioning properly, not working: When I turned on my laptop this morning, it seemed to have been updated. I plugged in the mouse, and it moved a few times at first, but then stopped. In the device manager, the device was functioning ...; ienglgge Talking

Share the prizes you just received: The photo is not good, just bear with it :loveliness:...; leo121 Talking

CC2530 Basic Experiment Code Tutorial: CC2530 Basic Experiment Code Tutorial...; 1456999234@qq.c RF/Wirelessly

Wireless relay/wireless AP solution design reference: At present, people are becoming more and more dependent on the Internet. From daily life to actual work, it seems that everything is directly or indirectly related to the Internet. It can be said that...; natertech RF/Wirelessly

Synplify+ise encountered a very strange problem when doing hardware simulation on FPGA: Now there is a design that works fine with nc verilog simulation, but fails with synplify+ise hardware simulation on FPGA. I caught the signal with chipscope and encountered a strange phenomenon: from...; eeleader-mcu FPGA/CPLD

[Video] In-depth understanding: Reliability and stability of Soc FPGA: Introduction: In this video we will compare the reliability and stability of a 2-chip system solution and a single-chip SoC FPGA....; chenzhufly FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components