531SA689M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531SA689M000DGR

531SA689M000DGR: DescriptionLVDS Output Clock Oscillator, 689MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SA689M000DGR Overview

LVDS Output Clock Oscillator, 689MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA689M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	689 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Free-running multivibrator using op amp

Time controller circuit that turns on or off the power supply regularly

G607 circular saw machine electrical wiring diagram (3)

Solar charger circuit diagram

L292 extended output current circuit

555 sensitive earthquake sound and light alarm circuit

Modesim continuous tuning problem: //counter.v module counter(clk,rst,counter_out); input clk; input rst; output [3:0] counter_out; reg [3:0] counter_out; initial begin counter_out=0; end always @(posedge clk or negedge rst) if(!rst)co...; 纳米小芯 FPGA/CPLD

After adding MFC to PB4.2 to generate SDK, there is no MFC folder after installation: Hello everyone! I am a beginner in WINCE and now I have a problem. I added MFC to PB4.2, then rebuilt and rebuilt SDK. However, after I installed SDK, there is no MFC folder under C:\Program Files\Win...; thinking8088 Embedded System

Problems in porting keil programs to CCS: The program content is to read 6050 from the host computer. During the transplantation process, it was found that there was a problem with the TMC123.H header file. There was no error in Keil, but the...; 豪小子丶 Microcontroller MCU

Power ripple debugging of TI power chips: [size=3][color=#000][backcolor=rgb(245, 245, 245)][font=宋体]Author:[/font][/backcolor][/color][color=rgb(51, 51, 51)][font=宋体][url=http://www.61ic.com/ShowAuthor.asp?ChannelID=1&AuthorName=asus119]asus...; qwqwqw2088 Analogue and Mixed Signal

This strange circuit: [i=s] This post was last edited by chenbingjy on 2018-11-16 13:25 [/i] The circuit requires 16V and 8V, and no common ground. I am a hardware novice, and my boss asked an expert to draw the circuit sh...; chenbingjy Analog electronics

DP51 button problem, how to judge when a button is pressed? I don’t understand some of the programs, please give me some advice.: #define RCtrl 0x10 void send_shift(uchar d) { uchar i; for(i = 0x80; i >= 0x01; i=i>>1) { if((d&i) == 0) sda = 0; else sda = 1 ; clk = 0; clk = 1; } } void scankey(keyret *kpd) { uchar i,scan = 0xfe; ...; thanks1 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components