EEWORLDEEWORLDEEWORLD

Part Number

Search

531SA60M0000DGR

Description
LVDS Output Clock Oscillator, 60MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531SA60M0000DGR Overview

LVDS Output Clock Oscillator, 60MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA60M0000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Objectid1591075859
Reach Compliance Codeunknown
compound_id68964285
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency60 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
TMS320F28335 project development record 11_28335 storage system
[p=26, null, left][color=#362e2b][font=Arial] TMS320F28335 is a Harvard structure DSP. Logically, it has 4M×16-bit program space and 4M×16-bit data space, but physically, the program space and data sp...
风雨也无晴 Microcontroller MCU
For MM, all three laws of Newton are invalid.
1. The First Law (An object will remain in its original state unless acted upon by an external force)   Corollary: When you don’t pursue a beautiful girl, she will just stay there.  Comment: This is o...
张无忌1987 Talking
Why did UCOSII run away after modifying the icf file?
The default is//// Define a region for the on-chip flash.//define region FLASH = mem:[from 0x00000000 to 0x0003ffff]; When I changed the above region to mem:[from 0x00001000 to 0x0003ffff], the progra...
Yawness Microcontroller MCU
A brief analysis of the SIP commercial transaction charging model (1)
Under the design trend of SOC, reusable SIP is the key to the rapid development of a complex chip. Using SIP can speed up the launch of IC products, shorten the gap between IC process technology progr...
天天谈芯 Embedded System
Download the NI white paper "Overcoming the Challenges of Production Test for Complex Devices Under Test" for free and get a chance to win prizes!
As the Internet of Things, technology convergence, voice control, and more continue to advance, device capabilities are becoming more advanced, but with that comes increasing pressure on test teams. W...
dancerzj Integrated technical exchanges
Fluke's expert-level thermal imager is now on the market. Participate in the Q&A to win wonderful gifts!
[align=left][color=#000][size=3][font=微软雅黑][b]Event time: [/b]January 20th - March 22nd [/font][/size][/color][/align][align=left][color=#000][size=3][font=微软雅黑] [/font][/size][/color][/align][align=l...
EEWORLD社区 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1112  1434  1940  1319  106  23  29  40  27  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号