EEWORLDEEWORLDEEWORLD

Part Number

Search

QT21HC12M-FREQ2

Description
HCMOS Output Clock Oscillator, 10MHz Min, 100MHz Max
CategoryPassive components    oscillator   
File Size124KB,3 Pages
ManufacturerQ-TECH Corporation
Environmental Compliance  
Download Datasheet Parametric View All

QT21HC12M-FREQ2 Overview

HCMOS Output Clock Oscillator, 10MHz Min, 100MHz Max

QT21HC12M-FREQ2 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerQ-TECH Corporation
Reach Compliance Codecompliant
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee4
Manufacturer's serial numberQT21
Installation featuresSURFACE MOUNT
Maximum operating frequency100 MHz
Minimum operating frequency10 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeHCMOS
Output load1 TTL
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry60/40 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Model : QT21
Type:
Crystal Oscillator
Pin Configuration
VCC
13
GND
10
OUT
11
CASE
10
ITP
4, 13
Equivalent Military Designation:
N/A
Frequency Options
Frequency Stability vs Temperature
±%
.01
.005
.0005
.0025
.005
.005
.01
.005
.01
0.01 Hz to 100 MHz
TTL
Code
0.01 Hz to 15 MHz (5 to 15 V)
CMOS **
1
0.03 Hz to 100 MHz
HCMOS/ACMOS
4
1 MHz to 160 MHz
ECL/PECL
3**
** Indicate supply voltage : QT21C9M-10.000 MHz, 15
5
V
6
9
10
11
12
± PPM
100
50
5
25
50
50
100
50
100
Temp
0°C to +70°C
0°C to +70°C
0°C to +50°C
-20°C to +70°C
-55°C to +105°C
-55°C to +125°C
-55°C to +125°C
-40°C to +85°C
-40°C to +85°C
** Requires external tuning capacitors. Consult the factory for pin
connections. For frequencies above 30 MHz, consult the factory.
For frequency stability vs. temperature options not listed herein, request a
custom part number.
Screened
Output Logic
Design of interpolation filter based on FPGA
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]njiggih[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and in...
njiggih FPGA/CPLD
Quartus II/Nios II/DSP Builder/ModelSim_Altera versions download address:
[url=ftp://ftp.altera.com/outgoing/release/]ftp://ftp.altera.com/outgoing/release/[/url]...
wanggq FPGA/CPLD
How was the test today?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:10 [/i] As the title says, how about doing...
ganalog Electronics Design Contest
Serial port reading and writing program under Linux
I have a MC55 GPRS development board. I want to use the program to control the serial port to send AT commands and echo them. For example, after I send AT through the serial port, I get the response: ...
talent11 Linux and Android
Fundamentals of Digital Electronics (Fifth Edition)
The main contents of "Fundamentals of Digital Electronic Technology (Fifth Edition)" include: number system and code system, basic logic algebra, gate circuits, combinational logic circuits, triggers,...
arui1999 Download Centre
Classic pick-up techniques, suitable for both girls and boys
Classic pick-up methods, applicable to both girls and boys 1. My junior sister fell in love with a handsome guy in our school, so she walked up to him and started to talk to him: Handsome guy, do you ...
探路者 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 700  2114  1634  2808  1392  15  43  33  57  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号