UM-2-FREQ-5OT-STBY5-TOL5-AGE2-CL3-DL3 datasheet, PDF

UM-2-FREQ-5OT-STBY5-TOL5-AGE2-CL3-DL3: DescriptionParallel - 5Th Overtone Quartz Crystal, 75MHz Min, 150MHz Max; CategoryPassive components Crystal/resonator; File Size202KB，2 Pages; ManufacturerDaishinku Corp.; Websitehttp://www.kds.info/; Environmental Compliance

Download Datasheet Parametric View All

UM-2-FREQ-5OT-STBY5-TOL5-AGE2-CL3-DL3 Overview

Parallel - 5Th Overtone Quartz Crystal, 75MHz Min, 150MHz Max

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Daishinku Corp.
Reach Compliance Code	unknown
Ageing	3 PPM/YEAR
Crystal/Resonator Type	PARALLEL - 5TH OVERTONE
Drive level	100 µW
frequency stability	0.005%
frequency tolerance	30 ppm
JESD-609 code	e4
load capacitance	20 pF
Manufacturer's serial number	UM-2
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	150 MHz
Minimum operating frequency	75 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
physical size	L9.6XB3.5XH10 (mm)
surface mount	NO
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Have you ever come into contact with intrinsically safe power supply design? Is there a 2A24V power supply solution?: RT, has anyone ever come into contact with the design of intrinsically safe power switches? Is there any solution for the design of a 2A, 24V output power supply? Please share with me....; 哼哼哈嘿丨墨染 Power technology

TMS320F28335 generates SPWM: /* * main.c */ #include "DSP2833x_Project.h" void InitEPwm1Example(void); void Gpio_Setup(void); interrupt void epwm1_isr(void); int N=60; float M=0.8; int i; float sina[30]={0.0000, 0.1081, 0.2150, 0...; fish001 Microcontroller MCU

Please teach me a Verilog program!: dram dram = dram.clk_in(clk_10mb),.clk_out(clk_out)); half_clk b(.clk_in(clk_10mb),.clk_out(clk_out)); dram = dram.clk_in(clk_10mb),.clk_out(clk_out)); dram = dram.clk_out(clk_10mb),.clk_out(clk_out))...; lingfeng Embedded System

Question: STM's 16 high current drivers: Question: For the 16 high-current high-level drive optocouplers of STM, should they be connected in series with a resistor or a pull-up resistor?Another question: When using a timer, can the port corr...; maxipeiz stm32/stm8

Periodic feedback pure digital phase-locked loop based on actel fpga: [i=s]This post was last edited by teleagle on 2018-10-8 22:19[/i] [b][color=#000000] [/color][/b][color=#000000]A periodic feedback pure digital phase-locked loop based on actel FPGA: [/color][color=#...; teleagle FPGA/CPLD

Looking for development tools for Mac OS X: As title...; zhaoqibin ST MEMS Sensor Creative Design Competition

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components