Ordering number : EN5157C
CMOS LSI
LC72336, 72338
Single-Chip Microcontrollers
with Built-In LCD Driver and PLL Circuits
Overview
The LC72336 and LC72338 are single-chip
microcontrollers for use in electronic tuners. These
products include on chip a PLL circuit that can operate at
up to 150 MHz and 1/3 duty LCD drivers. They feature a
highly efficient instruction set and powerful hardware.
Package Dimensions
unit: mm
3174-QFP80E
[LC72336, 72338]
Functions
• High-speed programmable divider
• Program memory (ROM)
— LC72336: 6143
×
16 bits (12 kB)
— LC72338: 8191
×
16 bits (16 kB)
• Data memory (RAM): 512
×
4 bits
• All instructions are one-word instructions
• Cycle time: 1.33 µs
• Stack: 8 levels
• LCD drivers: Up to 96 segments (1/3 duty, 1/3 bias)
• Serial I/O: Up to 3 channels (8-bit 3-wire type)
• External interrupts: 2 interrupts (INT0, INT1)
Interrupt on rising or falling edge (selectable)
• Internal interrupts: 3 interrupt
Two built-in timer interrupts and 1 serial I/O interrupt
• Nested interrupt levels: 4 levels
• D/A converter: 4 channels (8-bit PWM output)
• A/D converter: 4 channels
(6-bit successive approximation)
• General-purpose ports:
— Input ports: 8
— Output ports: 12 (16 maximum)
— I/O ports: 8 (20 maximum, can be switched between
input and output in bit units.)
• PLL block: Supports 4 types of dead zone control, and
includes a built-in unlock detection circuit.
Supports 12 different reference frequencies.
• Universal counter: 20 bits (Can be used for either
frequency or period measurement.)
• Timers: Eight types of time measurement
• Beep function: Six beep tones
• Reset: Built-in voltage detection type reset circuit
• Halt mode: Stops the controller operating clock.
• Operating supply voltage: 4.5 to 5.5 V (3.5 to 5.5 V if
only the controller block operates.)
SANYO: QIP80E
This LSI can easily use CCB that is SANYO’s original bus format.
• CCB is a trademark of SANYO ELECTRIC CO., LTD.
• CCB is SANYO’s original bus format and all the bus
addresses are controlled by SANYO.
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
O3097HA (OT)/13095HA (OT) No. 5157-1/16
LC72336, 72338
Pin Assignment
V
dd1
V
dd2
No. 5157-2/16
LC72336, 72338
Block Diagram
V
dd1
V
dd2
No. 5157-3/16
LC72336, 72338
Specifications
Absolute Maximum Ratings
at Ta = 25°C, V
SS
= 0 V
Parameter
Maximum supply voltage
Input voltage
Output voltage
Symbol
V
DD
max
V
IN
V
OUT
(1)
V
OUT
(2)
I
OUT
(1)
I
OUT
(2)
Output current
I
OUT
(3)
I
OUT
(4)
I
OUT
(5)
Allowable power dissipation
Operating temperature
Storage temperature
Note:
*
Reference value
Pd max
Topr
Tstg
All input pins
Port PJ
All output ports other than V
OUT
(1)
Port PJ
PE, PF, PG, PK, PM, PN, EO1, EO2
Ports PB and PC
S1 to S32
COM1 to COM3
Ta = –45 to 85°C
Conditions
Ratings
–0.3 to +6.5
–0.3 to V
DD
+ 0.3
–0.3 to +15
–0.3 to V
DD
+ 0.3
0 to +5
0 to +3
0 to +1
300
3
300
–40 to +85
–45 to +125
Unit
V
V
V
V
mA
mA
mA
µA
mA
mW*
°C
°C
Allowable Operating Ranges
at Ta = –40 to +85°C, V
DD
= 3.5 to 5.5 V
Parameter
Symbol
V
DD
(1)
Supply voltage
V
DD
(2)
V
DD
(3)
V
IH
(1)
Input high-level voltage
V
IH
(2)
V
IH
(3)
V
IH
(4)
V
IL
(1)
Input low-level voltage
V
IL
(2)
V
IL
(3)
V
IL
(4)
f
IN
(1)
f
IN
(2)
f
IN
(3)
f
IN
(4)
Input frequency
f
IN
(5)
f
IN
(6)
f
IN
(7)
f
IN
(8)
V
IN
(1)
Input amplitude
V
IN
(2)
V
IN
(3)
Input voltage range
V
IN
(4)
Conditions
CPU and PLL operating
CPU operating
Memory retention
Ports PE, PH, and PM,
HCTR and LCTR (when selected for input)
Ports PF, PG, and PK,
LCTR (frequency measurement mode), and HOLD
SNS
Port PA
Port PE, PH, and PM,
HCTR and LCTR (when selected for input)
Port PA, PF, PG, and PK,
LCTR (frequency measurement mode)
SNS
HOLD
XIN
FMIN: V
IN
(2), V
DD
(1)
FMIN: V
IN
(3), V
DD
(1)
AMIN (H): V
IN
(3), V
DD
(1)
AMIN (L): V
IN
(3), V
DD
(1)
HCTR: V
IN
(3), V
DD
(1)
LCTR: V
IN
(3), V
DD
(1)
LCTR (frequency measurement mode):
V
IH
(2), V
IL
(2), V
DD
(1)
XIN
FMIN
FMIN, AMIN, HCTR, LCTR
ADI0 to ADI3
min
4.5
3.5
1.3
0.7 V
DD
0.8 V
DD
2.5
0.6 V
DD
0
0
0
0
4.0
10
10
2.0
0.5
0.4
100
1
0.5
0.10
0.07
0
4.5
typ
5.0
max
5.5
5.5
5.5
V
DD
V
DD
V
DD
V
DD
0.3 V
DD
0.2 V
DD
+1.3
0.4 V
DD
5.0
150
130
40
10
12
500
20
×
10
3
1.5
1.5
1.5
V
DD
Unit
V
V
V
V
V
V
V
V
V
V
V
MHz
MHz
MHz
MHz
MHz
MHz
kHz
Hz
Vrms
Vrms
Vrms
V
No. 5157-4/16
LC72336, 72338
Electrical Characteristics
for the Allowable Operating Ranges
Parameter
Symbol
I
IH
(1)
I
IH
(2)
Input high-level current
Conditions
XIN: V
I
= V
DD
= 5.0 V
FMIN, AMIN, HCTR, LCTR: V
I
= V
DD
= 5.0 V
Ports PA, PE, PF, PG, PH, PK, and PM, SNS, HOLD,
HCTR, LCTR: No pull-down resistors on port PA,
V
I
= V
DD
= 5.0 V, with input mode selected
for ports PE, PF, PG, PK, and PM
With pull-down resistors on port PA, V
I
= V
DD
= 5.0 V
XIN: V
I
= V
SS
FMIN, AMIN, HCTR, LCTR: V
I
= V
SS
Ports PA, PE, PF, PG, PH, PK, and PM, SNS, HOLD,
HCTR, LCTR: No pull-down resistors on port PA,
V
I
= V
SS
, with input mode selected
for ports PE, PF, PG, PK, and PM
With pull-down resistors on port PA
With pull-down resistors on port PA, V
DD
= 5 V
Ports PF, PG, and PK, LCTR
(in frequency measurement mode)
Ports PB and PC: I
O
= –1 mA
Ports PE, PF, PG, PK, PM, and PN: I
O
= –1 mA
EO1, EO2: I
O
= –500 µA
XOUT: I
O
= –200 µA
S1 to S32: I
O
= –20 µA
COM1, COM2, COM3: I
O
= –100 µA
Ports PB and PC: I
O
= 50 µA
Ports PE, PF, PG, PK, PM, and PN: I
O
= 1 mA
EO1, EO2: I
O
= 500 µA
XOUT: I
O
= 200 µA
S1 to S32: I
O
= 20 µA
COM1, COM2, COM3: I
O
= 100 µA
Port PJ: I
O
= 5 mA
S1 to S32: I
O
= ±20 µA
S1 to S32: I
O
= ±20 µA
COM1, COM2, COM3: I
O
= ±100 µA
COM1, COM2, COM3: I
O
= ±100 µA
Ports PE, PF, PG, PK, PM, and PN
EO1 , EO2
Port PJ
ADI0 to ADI3: V
DD
(1)
SNS
2.7
TEST1, TEST2
V
DD
(1): f
IN
(2) = 130 MHz, Ta = 25°C
V
DD
(2): halt mode*, Ta = 25°C (Fig. 1)
V
DD
= 5.5 V, oscillator stopped, Ta = 25°C (Fig. 2)
V
DD
= 2.5 V, oscillator stopped, Ta = 25°C (Fig. 2)
3.0
10
12
0.45
5
1
0.75
2/3 V
DD
±
1.0
1/3 V
DD
±
1.0
2/3 V
DD
±
1.0
1/3 V
DD
±
1.0
–3.0
–100
–5.0
–1/2
+3.0
+100
+5.0
+1/2
50
3.3
75
0.1 V
DD
V
DD
– 2.0
V
DD
– 1.0
V
DD
– 1.0
V
DD
– 1.0
V
DD
– 1.0
V
DD
– 1.0
2.0
1.0
1.0
1.0
1.0
1.0
2.0
100
0.2 V
DD
2.0
4.0
50
5.0
10
15
30
min
2.0
4.0
typ
5.0
10
max
15
30
Unit
µA
µA
I
IH
(3)
I
IH
(4)
I
IL
(1)
I
IL
(2)
3.0
µA
µA
µA
µA
Input low-level current
I
IL
(3)
Input floating voltage
Pull-down resistance
Hysteresis
V
IF
R
PD
(1)
V
H
V
OH
(1)
V
OH
(2)
Output high-level voltage
V
OH
(3)
V
OH
(4)
V
OH
(5)
V
OH
(6)
V
OL
(1)
V
OL
(2)
V
OL
(3)
Output low-level voltage
V
OL
(4)
V
OL
(5)
V
OL
(6)
V
OL
(7)
V
MID
(1)
V
MID
(2)
Output mid-level voltage
V
MID
(3)
V
MID
(4)
I
OFF
(1)
Output off leakage current
I
OFF
(2)
I
OFF
(3)
AD conversion error
Reject pulse width
Power-down detection voltage
Pull-down resistance
—
P
REJ
V
DET
R
PD
(2)
I
DD
(1)
Current drain
I
DD
(2)
I
DD
(3)
I
DD
(4)
3.0
µA
0.05 V
DD
200
V
kΩ
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
µA
nA
µA
LSB
µs
V
kΩ
mA
mA
µA
µA
Note:
*
In case of instruction execution for 20 steps at intervals of 1 ms, with the PLL, counter functions and other functions all stopped.
No. 5157-5/16
京公网安备 11010802033920号
EEWORLD
