EEWORLDEEWORLDEEWORLD

Part Number

Search

556-003-500-201

Description
Rack and Panel Connector, 3 Contact(s), Hermaphroditic, Solder Terminal, Receptacle
CategoryThe connector    The connector   
File Size359KB,2 Pages
ManufacturerEDAC
Download Datasheet Parametric View All

556-003-500-201 Online Shopping

Suppliers Part Number Price MOQ In stock  
556-003-500-201 - - View Buy Now

556-003-500-201 Overview

Rack and Panel Connector, 3 Contact(s), Hermaphroditic, Solder Terminal, Receptacle

556-003-500-201 Parametric

Parameter NameAttribute value
MakerEDAC
Reach Compliance Codecompliant
Body/casing typeRECEPTACLE
Connector typeRACK AND PANEL CONNECTOR
Contact point genderHERMAPHRODITIC
DIN complianceNO
empty shellNO
Filter functionNO
IEC complianceNO
insulator materialPOLYAMIDE
MIL complianceNO
Manufacturer's serial number556
Mixed contactsNO
Installation typeCABLE AND PANEL
Shell materialNYLON
Termination typeSOLDER
Total number of contacts3
UL Flammability Code94V-0
U VISION4 crack help
The tutorial says that when you crack to the last step, the time will be displayed in the white box, for example, 2020. My U VISION has been cracked to the last step, and there is no time displayed in...
NJMKL 51mcu
[Repost] We love technology as much as we love life - Los Angeles Windows Hardware Engineering Conference (serial)
First photo: Our Festival As an avid hardware enthusiast, I started paying attention to the WinHEC conference in the United States when I was in high school. Today, I finally have the opportunity to a...
副团长夫人 Talking
Help with understanding of FPGA generating FSK modulation signal
( 5 ) Both channels can generate FSK modulation waves. The frequency of the internal modulation signal is no more than 10Hz , the upper side frequency is 12kHz , and the lower side frequency is 8kHz ;...
523335234 FPGA/CPLD
Ultrasound ECG Medical Electronics Related Information Sharing
Study materials and papers, share with everyone. [[i] This post was last edited by smart_shan on 2013-9-2 09:25 [/i]]...
smart_shan Medical Electronics
Is the '*' symbol in Verilog considered a multiplier?
Does a '*' in a Verilog formula mean that a multiplier is used? If there is a '*' sign in the array, does it count as using a multiplier? The following statement: ref_line0_data[0*36+:36];...
1nnocent FPGA/CPLD
【Qinheng RISC-V core CH582】Evaluation summary
According to the submitted evaluation plan: 1. Unboxing and hardware appreciation 2. Development environment construction and data collection and download 3. Official routine evaluation of the develop...
kit7828 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 297  2750  2277  2802  1059  6  56  46  57  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号