PWR434/G datasheet, PDF - EEWORLD Datasheet

PWR434/G: Description2-OUTPUT 3W DC-DC UNREG PWR SUPPLY MODULE; CategoryPower/power management The power supply circuit; File Size70KB，2 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

PWR434/G Overview

2-OUTPUT 3W DC-DC UNREG PWR SUPPLY MODULE

Parameter Name	Attribute value
Maker	Texas Instruments
package instruction	DIP,
Reach Compliance Code	unknown
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DC-DC UNREGULATED POWER SUPPLY MODULE
Maximum input voltage	57.6 V
Minimum input voltage	38.4 V
Nominal input voltage	48 V
JESD-30 code	S-MDMA-P5
length	28.58 mm
Number of functions	1
Output times	2
Number of terminals	5
Maximum operating temperature	100 °C
Minimum operating temperature	-40 °C
Maximum output voltage	12.6 V
Minimum output voltage	11.4 V
Nominal output voltage	12 V
Package body material	METAL
encapsulated code	DIP
Package shape	SQUARE
Package form	MICROELECTRONIC ASSEMBLY
Certification status	Not Qualified
Maximum seat height	10.41 mm
surface mount	NO
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal form	PIN/PEG
Terminal pitch	5.08 mm
Terminal location	DUAL
Maximum total power output	3 W
Fine-tuning/adjustable output	NO
width	20.32 mm

1602: 1602 display program, why is my first line not displayed, but the second line is normal? #include #define uint unsigned int #define uchar unsigned char sbit wei=P2^7; sbit duan=P2^6; sbit rs=P3^5; sbi...; zhaoyaospring MCU

Protel version history: The history of Protel versions gives everyone a more comprehensive understanding of Protel and a new understanding of Protel...; tl1983535 PCB Design

WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...): WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...)...; lisheng053758 Embedded System

About DS-5 debugging bare board FPGA: According to Section 7.4 of the DE1-SOC training material, to light up the FPGA LED, you need to go through the following steps:alt_fpga_control_enable() , allow the HPS to control the FPGA;alt_fpga_c...; guorui200901 FPGA/CPLD

VHDL frequency division: My crystal is 50M, and after PLL division, there is still 10M. I want to make a clock now, that is, to get a 1HZ signal. That is difficult. I wrote several processes and divided it three times, but I ...; wenhuawu FPGA/CPLD

[ESP32-Audio-Kit Audio Development Board] - 4: Run "esp-adf" build on Ubuntu 20.04: [i=s]This post was last edited by MianQi on 2021-10-7 21:51[/i]Things to note and set up include: 1. Download-unzip " esp-idf-v4.2.2.zip" (https://github.com/espressif/esp-idf/releases/tag/v4.2.2) (ht...; MianQi RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components