531AB624M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AB624M000BG

531AB624M000BG: DescriptionLVPECL Output Clock Oscillator, 624MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB624M000BG Overview

LVPECL Output Clock Oscillator, 624MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB624M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	624 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Special ultrasonic collision avoidance warning design for reversing

CR1 series soft starter circuit without bypass contactor

HT-6P20 series circuit-a

There is only one secondary group to form a dual DC power supply circuit

Forward excitation conversion mode switching power supply circuit diagram

Computer motherboard circuit diagram 440BX_21

Analyze the impact of high temperature environment on inductance: [size=4]Do different magnetic materials have different temperature coefficients? [/size] [size=4]Yes, magnetic materials have different temperature coefficients, but generally speaking, the higher the...; fish001 Analogue and Mixed Signal

PIC16F877 application is urgent. Thank you.: Design a single-chip data acquisition system based on PIC16F877. It is required to collect 1 channel 0-5V analog voltage value through RA1. It has a digital tube display function. The AD conversion re...; 快乐蓝竹心 Microchip MCU

Urgent help! Urgent! Urgent!: This can be achieved through the SPI built into the Nios II core, but the problem is that SPI is a serial protocol. The information on my development board shows that its SD card interface is parallel...; 阿飞 FPGA/CPLD

CCS single-step debugging problem, hope God can help: I would like to ask, when I am single-step debugging in CCS, I get stuck in the delay function and cannot get out. I can't jump over it even if I click Step over. How can I skip the delay function? {:...; 威斯特法伦v17 Microcontroller MCU

Questions about Buck circuit load: I would like to ask you, can the load of the BUCK circuit be connected to an inductive load? For example, a DC motor...; 王小明A Analog electronics

After studying or working, have a laugh~hahahaha: 1.姐不是蒙娜丽莎，不会对每个人都微笑。　　　　2.哥吸烟是因为它伤肺、不伤心！　　　　3.没了寂寞，谁陪我。　　　　4.你信不信我一巴掌把你拍墙上,抠都抠不下来!　　　　5.能被抢走的爱人，那不叫爱人。　　　　6.你要是鮮花，以后牛都不敢拉屎了！　　　　7.那些允许被挥霍的年代叫做青春　　　　8.做有良心的男人、找有气质的女人。　　　　9.我怀旧 – 是因为我看不到未来。　　　　10.我太佩服我...; 张无忌1987 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components