531CC107M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531CC107M000DGR

531CC107M000DGR: DescriptionCMOS Output Clock Oscillator, 107MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531CC107M000DGR Overview

CMOS Output Clock Oscillator, 107MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531CC107M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	107 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Circuit diagram of ultrasonic range finder composed of ultrasonic ranging integrated circuit SB5027 with calendar clock

Keshun JH290-B multifunctional food mixer circuit diagram

ML2200 and 6800μP interface circuit

555 multi-function electronic controller circuit

Varistor protection rectifier circuit

DC motor starting circuit controlled by rheostat

Help, key drive: Now I want to write a 2440 key driver, which only needs a few keys, such as (up, down, left, right functions). It is required to be able to be passed to any process, for example, pressing the up, down...; symphonia Embedded System

>>See here "New Trend Report: How to Effectively Respond to Current Challenges in the Field of Test and Measurement" and download to win prizes!: Download "New Trend Report: How to Effectively Meet the Challenges in Current Test and Measurement Fields" to win prizes! With the rise of cutting-edge technologies such as 5G, new energy vehicles and...; EEWORLD社区 Integrated technical exchanges

itop4412 development board-QtE4.7-UVC camera usage examples: This document mainly introduces the use process of UVC camera under QtE4.7 system of iTOP-4412 development board.The project file is: "iTOP-4412-QtE4.7-UVC_V1.0" (note the version update). Users can d...; 马佳徐徐 Embedded System

STM32 page erase erase range: Page EraseAny page of the flash memory can be erased by the page erase function of FPEC; to erase a page, the following procedure should be followed:Check the BSY bit of the FLASH_SR register to confi...; qinxuewei101 stm32/stm8

Has anyone seen such a pad? How is it soldered?: This image is from the file:...; dontium Analogue and Mixed Signal

LCD501 LCD screen electronic clock and voltmeter program: [i=s]This post was last edited by paulhyde on 2014-9-15 08:57[/i] See attached...; banana Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components