531MB1351M00BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB1351M00BGR

531MB1351M00BGR: DescriptionLVPECL Output Clock Oscillator, 1351MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB1351M00BGR Overview

LVPECL Output Clock Oscillator, 1351MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB1351M00BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1351 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

555 photo exposure timer circuit diagram

One-way operation energy consumption braking circuit 4

Touch switch or proximity detector circuit diagram

Baojie 16R desktop heater circuit diagram

Use 7805 to form an adjustable regulated power supply

Bistable counting collector trigger circuit

【LPC54100】Basic principles of self-balancing car----all codes are open source...: [i=s]This post was last edited by youki12345 on 2015-5-24 15:11[/i] The design is finally finished. Now it's time to analyze the basic principles of the car. First, here are some beautiful photos.I go...; youki12345 NXP MCU

Today at 10:00 am, Keysight Technologies' award-winning live broadcast begins | Evolution and updates of signal integrity testing: A wave of signal integrity solutions is coming, engineers, take it! Live broadcast time: 10:00-11:30 am, April 30, 2021 (Friday) Live Topic: Evolution and Update of Signal Integrity TestingClick to wa...; EEWORLD社区 Test/Measurement

[Micropython]TPYBoard v202 v102+v202 home wireless temperature and humidity detection: [color=#333333][backcolor=transparent][font=微软雅黑][size=18px][size=4][backcolor=transparent][b] 1. Experimental devices[/b][/backcolor][/size][indent][backcolor=transparent][list] [*]1. TPYBoard v102 1...; loktar MicroPython Open Source section

Smart Home System Case - Bill Gates' "Home of the Future": The most famous smart home nowadays is Bill Gates's mansion. In his book "The Road Ahead", he devoted a lot of space to describing the private mansion he was building on Lake Washington. In his descri...; xyh_521 Industrial Control Electronics

Help: Cross-compiling EXPAT and LIBXML2 cannot be successful. Can anyone help me?: I use ARM-ELF-GCC to cross-compile EXPAT and LIBXML2, and I encounter the same problem: ./configure --host=arm-elf --prefix=/home/expat prompts checking for C compiler default output file name... conf...; tosstaryt Embedded System

About AD conversion clock measurement: I have a question for everyone. When using the AD conversion clock to achieve accurate measurement, we should delay and wait for the conversion to complete. But how do we calculate the delay time accu...; 企鹅 Test/Measurement

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components